

1

2 Document Number: DSP1022

3 Date: 2015-05-22

4 Version: 1.0.2

# **5 CPU Profile**

6 Supersedes: 1.0.1

7 Document Class: Normative

8 Document Status: Published

9 Document Language: en-US

- 10 Copyright Notice
- 11 | Copyright © 2008–2015 Distributed Management Task Force, Inc. (DMTF). All rights reserved.
- 12 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
- 13 management and interoperability. Members and non-members may reproduce DMTF specifications and
- documents, provided that correct attribution is given. As DMTF specifications may be revised from time to
- time, the particular version and release date should always be noted.
- 16 Implementation of certain elements of this standard or proposed standard may be subject to third party
- 17 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations
- 18 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose,
- 19 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or
- 20 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to
- any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize,
- 22 disclose, or identify any such third party patent rights, or for such party's reliance on the standard or
- incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any
- 24 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent
- 25 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
- withdrawn or modified after publication, and shall be indemnified and held harmless by any party
- implementing the standard from any and all claims of infringement by a patent owner for such
- 28 implementations.
- 29 For information about patents held by third-parties which have notified the DMTF that, in their opinion,
- 30 such patent may relate to or impact implementations of DMTF standards, visit
- 31 <a href="http://www.dmtf.org/about/policies/disclosures.php">http://www.dmtf.org/about/policies/disclosures.php</a>.
- 32 This document's normative language is English. Translation into other languages is permitted.

33 CONTENTS

34	For	eword.		6
35	Intr	oductio	n	7
36	1	Scon	9	c
37	2	•	ative references	
38	3		s and definitions	
39	4	•	ols and abbreviated terms	
40	5	Syno	osis	10
41	6	Desc	ription	<b>1</b> 1
42	7	Imple	mentation	12
43		7.1	CIM Processor	
44		7.2	Processor capabilities	
45		7.3	Processor state management	
46		7.4	CIM_Processor.RequestedState	
47		7.5	Modeling the current enabled state of the processor	
48		7.6	Modeling individual processor cores	
49		7.7	Modeling individual hardware threads	
50		7.8	Modeling cache memory	
51		7.9	Modeling physical aspects of processor and cache memory	22
52	8	Metho	ods	22
53		8.1	CIM_Processor.RequestStateChange()	
54		8.2	CIM_ProcessorCore.RequestStateChange()	
55		8.3	CIM_HardwareThread.RequestStateChange()	
56		8.4	CIM_Memory.RequestStateChange()	
57		8.5	Profile conventions for operations	
58		8.6	CIM_AssociatedCacheMemory	26
59		8.7	CIM_ConcreteComponent — References CIM_HardwareThread and CIM_Processor	26
60		8.8	CIM_ConcreteComponent — References CIM_ProcessorCore and CIM_Processor	26
61		8.9	CIM_ElementCapabilities — References CIM_HardwareThread and	
62			CIM_EnabledLogicalElementCapabilities	27
63		8.10	CIM_ElementCapabilities — References CIM_Memory and	
64			CIM_EnabledLogicalElementCapabilities	27
65		8.11	CIM_ElementCapabilities — References CIM_Processor and	
66			CIM_ProcessorCapabilities	27
67		8.12	CIM_ElementCapabilities — References CIM_ProcessorCore and	
68			CIM_EnabledLogicalElementCapabilities	28
69		8.13	CIM_EnabledLogicalElementCapabilities	
70		8.14		
71			CIM_Memory	
72			CIM_Processor	
73		8.17	CIM_ProcessorCapabilities	
74 75		8.18	CIM_ProcessorCore	
75	_	8.19	CIM_SystemDevice	
76	9		ases	
77		9.1	Object diagrams	
78 70		9.2	Change the enabled state of the memory to the desired state	
79		9.3	Change the enabled state of the CPU to the desired state	37
80		9.4	Change the enabled state of the CPU's core to the desired state	
81		9.5	Change the enabled state of the CPU's hardware thread to the desired state	
82		9.6	Retrieve all the processor cores for the CPU	
83		9.7	Retrieve all the hardware threads for the CPU	
84		9.8	Retrieve CPU's cache memory information for the CPU	38

85	10 CI	M Elements	38
86	10.	1 CIM_AssociatedCacheMemory	40
87	10.	2 CIM_ConcreteComponent — References CIM_HardwareThread and	
88		CIM_ProcessorCore	40
89	10.		
90		4 CIM ElementCapabilities — References CIM HardwareThread and	
91		CIM_EnabledLogicalElementCapabilities	41
92	10	5 CIM_ElementCapabilities — References CIM_Memory and	
93	10.	CIM_EnabledLogicalElementCapabilities	41
94	10	6 CIM_ElementCapabilities — References CIM_Processor and	7 1
95	10.	CIM_ProcessorCapabilities	42
96	10	7 CIM_ElementCapabilities — References CIM_ProcessorCore and	42
97	10.	CIM_EnabledLogicalElementCapabilities	42
98	10.		
99		9 CIM_HardwareThread	
100	_	10 CIM_Memory	
101		11 CIM_Processor	
102		12 CIM_ProcessorCapabilities	
103		13 CIM_ProcessorCore	
104		14 CIM_RegisteredProfile	
105		15 CIM_SystemDevice	
106		A (informative) Change log	
	AININEA	A (Illioithauve) Change log	41
107			
108	Figur	28	
100	i igui		
109	Figure 1	– CPU Profile: Class Diagram	12
110	_	2 – Registered Profile	
	•	· ·	
111	•	3 – Multi-core CPU	
112	-	I – Detailed multi-core CPU	
113	Figure 5	5 – Multi-core CPU with a disabled core	34
114	Figure 6	6 - Single Core, Multi-Hardware Thread CPU	35
115	Figure 7	7 – Processor with Off-Chip Cache	36
116	3.		
117	Table	es es	
118	Table 1	- Related Profiles	10
119		- CIM_ProcessorCapabilities Properties mapping to SMBIOS equivalence	
120		- CIM_Processor.CPUStatus Value Descriptions	
121			
		- Mapping for CPUStatus Property and EnabledState Property Values	
122		- CIM_ProcessorCore.CoreEnabledState Value Descriptions	
123	Table 6	- Mapping for the CoreEnabledState property and EnabledState property values	18
124	Table 7	- CIM_HardwareThread.EnabledState Value Descriptions	20
125	Table 8	- CIM_Memory.EnabledState value descriptions	22
126		- CIM_Processor.RequestStateChange( ) method: Return code values	
127		0 – CIM_Processor.RequestStateChange( ) method: Parameters	
128		1 – CIM_ProcessorCore.RequestStateChange( ) method: Return code values	
129		2 - CIM_ProcessorCore.RequestStateChange() method: Parameters	
130	Table 1	3 - CIM_HardwareThread.RequestStateChange() method: Return code values	24

131	Table 14 – CIM_HardwareThread.RequestStateChange() method: Parameters	24
132	Table 15 – CIM_Memory.RequestStateChange() method: Return code values	25
133	Table 16 – CIM_Memory.RequestStateChange() method: Parameters	25
134	Table 17 – Operations: CIM_AssociatedCacheMemory	26
135	Table 18 – Operations: CIM_ConcreteComponent	26
136	Table 19 – Operations: CIM_ConcreteComponent	27
137	Table 20 – Operations: CIM_ElementCapabilities	27
138	Table 21 – Operations: CIM_ElementCapabilities	27
139	Table 22 – Operations: CIM_ElementCapabilities	28
140	Table 23 – Operations: CIM_ElementCapabilities	
141	Table 24 – Operations: CIM_HardwareThread	
142	Table 25 – Operations: CIM_Memory	
143	Table 26 – Operations: CIM_Processor	
144	Table 27 – Operations: CIM_ProcessorCore	
145	Table 28 – Operations: CIM_SystemDevice	
146	Table 29 – CIM Elements: CPU Profile	
147	Table 30 – Class: CIM_AssociatedCacheMemory	40
148	Table 31 – Class: CIM_ConcreteComponent — References CIM_HardwareThread and	40
149 150	CIM_ProcessorCore  Table 32 – Class: CIM_ConcreteComponent — References CIM_ProcessorCore and CIM_Processor.	
150 151	Table 32 – Class: CIM_ConcreteComponent — References CIM_ProcessorCore and CIM_Processor.  Table 33 – Class: CIM_ElementCapabilities — References CIM_HardwareThread and	41
151 152	CIM_EnabledLogicalElementCapabilities	41
153	Table 34 – Class: CIM_ElementCapabilities — References CIM_Memory and	
154	CIM_EnabledLogicalElementCapabilities	42
155	Table 35 – Class: CIM ElementCapabilities — References CIM Processor and	
156	CIM_ProcessorCapabilities	42
157	Table 36 – Class: CIM_ElementCapabilities — References CIM_ProcessorCore and	
158	CIM_EnabledLogicalElementCapabilities	
159	Table 37 – Class: CIM_EnabledLogicalElementCapabilities	
160	Table 38 – Class: CIM_HardwareThread	
161	Table 39 – Class: CIM_Memory	
162	Table 40 – Class: CIM_Processor	
163	Table 41 – Class: CIM_ProcessorCapabilities	
164	Table 42 – Class: CIM_ProcessorCore	
165	Table 43 – Class: CIM_RegisteredProfile	
166	Table 44 – Class: CIM_SystemDevice	46

167

Version 1.0.2 Published 5

168	Foreword
169	The CPU Profile (DSP1022) was prepared by the Physical Platform Profiles Working Group of the DMTF
170 171	DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems management and interoperability. For information about the DMTF, see <a href="http://www.dmtf.org">http://www.dmtf.org</a> .
172	Acknowledgments
173	The DMTF acknowledges the following individuals for their contributions to this document:
174	Editors:
175	Jon Hass – Dell
176	Jeff Hilland – Hewlett-Packard Company
177	John Leung - Intel
178	Khachatur Papanyan – Dell
179	Contributors:
180	Jeff Lynch – IBM
181	Aaron Merkin – IBM
182	Christina Shaw – Hewlett-Packard Company
183	Perry Vincent – Intel

6 Published Version 1.0.2

184	Introduction			
185 186 187 188	The information in this specification should be sufficient for a provider or consumer of this data to identify unambiguously the classes, properties, methods, and values that shall be instantiated and manipulated to represent and manage the processor components of systems and subsystems modeled using the DMTF Common Information Model (CIM) core and extended model definitions.			
189 190	The target audience for this specification is implementers who are writing CIM-based providers or consumers of management interfaces that represent the component described in this document.			

191

192 CPU Profile

	4. Coons
193	1 Scope
194 195 196	The CPU Profile extends the management capability of referencing profiles by adding the capability to represent CPUs or processors in a managed system. CPU cache memory and associations with CPU physical aspects, as well as profile implementation version information, are modeled in this profile.
197	2 Normative references
198 199 200 201	The following referenced documents are indispensable for the application of this document. For dated or versioned references, only the edition cited (including any corrigenda or DMTF update versions) applies. For references without a date or version, the latest published edition of the referenced document (including any corrigenda or DMTF update versions) applies.
202 203	DMTF DSP0004, CIM Infrastructure Specification 2.5, http://www.dmtf.org/standards/published_documents/DSP0004_2.5.pdf
204 205	DMTF DSP0134, System Management BIOS (SMBIOS) Reference Specification 2.6, <a href="http://www.dmtf.org/standards/published_documents/DSP0134_2.6.pdf">http://www.dmtf.org/standards/published_documents/DSP0134_2.6.pdf</a>
206 207	DMTF DSP0200, CIM Operations over HTTP 1.3, http://www.dmtf.org/standards/published_documents/DSP0200_1.3.pdf
208 209	DMTF DSP1001, Management Profile Specification Usage Guide 1.0, <a href="http://www.dmtf.org/standards/published_documents/DSP1001_1.0.pdf">http://www.dmtf.org/standards/published_documents/DSP1001_1.0.pdf</a>
210 211	DMTF DSP1011, Physical Asset Profile 1.0, <a href="http://www.dmtf.org/standards/published_documents/DSP1011_1.0.pdf">http://www.dmtf.org/standards/published_documents/DSP1011_1.0.pdf</a>
212 213	DMTF DSP1033, <i>Profile Registration Profile 1.0</i> , <a href="http://www.dmtf.org/standards/published_documents/DSP1033_1.0.pdf">http://www.dmtf.org/standards/published_documents/DSP1033_1.0.pdf</a>
214 215	IETF RFC5234, Augmented BNF for Syntax Specifications: ABNF, January 2008, <a href="http://www.rfc-editor.org/rfc/rfc5234.txt">http://www.rfc-editor.org/rfc/rfc5234.txt</a>
216	ISO/IEC Directives, Part 2, Rules for the structure and drafting of International Standards
217	3 Terms and definitions
218 219	In this document, some terms have a specific meaning beyond the normal English meaning. Those terms are defined in this clause.
220 221 222 223 224 225	The terms "shall" ("required"), "shall not," "should" ("recommended"), "should not" ("not recommended"), "may," "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described in <a href="ISO/IEC Directives">ISO/IEC Directives</a> , Part 2, Annex H. The terms in parenthesis are alternatives for the preceding term, for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that <a href="ISO/IEC Directives">ISO/IEC Directives</a> , Part 2, Annex H specifies additional alternatives. Occurrences of such additional alternatives shall be interpreted in their normal English meaning.
226 227	The terms "clause," "subclause," "paragraph," and "annex" in this document are to be interpreted as described in ISO/IEC Directives, Part 2, Clause 5.

- 228 The terms "normative" and "informative" in this document are to be interpreted as described in ISO/IEC
- 229 <u>Directives, Part 2, Clause 3. In this document, clauses, subclauses, or annexes labeled "(informative)" do</u>
- 230 not contain normative content. Notes and examples are always informative elements.
- 231 For the purposes of this document, the following terms and definitions apply. The terms defined in
- DSP0004, DSP0200, DSP1001, and DSP1033 also apply to this document.
- 233 **3.1**
- 234 Cache Memory
- 235 indicates the instance of CIM\_Memory that represents the cache memory for the processor
- 236 **3.2**
- 237 Host Processor
- 238 indicates the instance of CIM\_Processor that represents the processor that hosts the processor core
- 239 **3.3**
- 240 Threading Processor Core
- 241 indicates the instance of CIM\_ProcessorCore that represents the processor core that enables the
- 242 hardware threading

# 243 4 Symbols and abbreviated terms

244 **4.1** 

256

- 245 **CPU**
- 246 central processing unit

# 247 5 Synopsis

- 248 Profile Name: CPU
- 249 **Version:** 1.0.2
- 250 Organization: DMTF
- 251 CIM Schema Version: 2.19
- 252 Central Class: CIM Processor
- 253 Scoping Class: CIM\_ComputerSystem
- 254 The CPU Profile is a component profile that extends the management capability of referencing profiles by
- adding the capability to represent CPUs or processors in a managed system.

#### Table 1 – Related Profiles

Profile Name	Organization	Version	Requirement	Description
Physical Asset	DMTF	1.0	Optional	See 7.9.
Profile Registration	DMTF	1.0	Mandatory	

	^		-	4 -
257	L-	Desc	rin	tian
<i>/</i> 5/	T)	1,1251.		
201	•	-		

The *CPU Profile* describes CPU or processor devices and associated cache memory used in managed systems.

- 260 The profile could manage the following capabilities of a typical computer system:
- A computer system can have one or more processors, which may be individually enabled or disabled.
- A processor can contain one or more processor cores, which may be individually enabled or disabled.
- A processor core can contain one or more hardware threads, which may be individually enabled or
   disabled
- Figure 1 represents the class schema for the *CPU Profile*. For simplicity, the prefix CIM\_ has been removed from the names of the classes.
- The CIM\_Processor class represents a group of processor cores; the CIM\_ProcessorCapabilities class
- 270 describes the capabilities of the processor. The CIM\_Processor may be associated to one or more of
- instances of CIM ProcessorCore, through the CIM ConcreteComponent association.
- 272 The CIM\_ProcessorCore class represents a processing execution unit. The CIM\_ProcessorCore may be
- associated to one or more instances of CIM\_HardwareThread, through the CIM\_ConcreteComponent
- 274 association.
- 275 The CIM HardwareThread class represents a hardware thread, a mechanism by which a processing
- execute unit is made to appear as multiple processing units (each called a virtual core).
- 277 The CIM Memory class represents cache memory. CIM Memory may be associated to either
- 278 CIM\_Processor or CIM\_ProcessorCore, through the CIM\_AssociatedCacheMemory association.
- 279 The CIM\_Chip class represents the physical aspects of a processor. The CIM\_PhysicalMemory
- 280 represents the cache memory, when the cache memory is off-chip/external.




Figure 1 - CPU Profile: Class Diagram

# 7 Implementation

282

283

284

285 286

287

289

293

294

295 296 This clause details the requirements related to the arrangement of instances and their properties for implementations of this profile. Methods are listed in clause 8 ("Methods"), and properties are listed in clause 10 ("CIM Elements").

# 7.1 CIM\_Processor

Zero or more instances of CIM\_Processor shall be instantiated.

# 7.2 Processor capabilities

The CIM\_ProcessorCapabilities class may be instantiated to represent the processor capabilities. Only one instance of CIM\_ProcessorCapabilities shall be associated with a given instance of CIM\_Processor through an instance of CIM\_ElementCapabilities.

#### 7.2.1 Multi-Core or Multi-Thread processor capabilities

When modeling the capabilities of a multi-core or multi-thread processor, the CIM\_ProcessorCapabilities class shall be instantiated and associated to the instance of CIM\_Processor that represents the multi-core or multi-thread processor.

12 Published Version 1.0.2

The properties of CIM\_ProcessorCapabilities described in the "CIM\_ProcessorCapabilities Properties" column in Table 2 are defined in terms of the <u>DSP0134</u> Processor Information structure to provide meaningful context for the interpretation of the properties. The mappings specified in Table 2 shall be used. The underlying represented system does not need to support <u>DSP0134</u>.

#### Table 2 – CIM\_ProcessorCapabilities Properties mapping to SMBIOS equivalence

CIM_ProcessorCapabilities Properties	SMBIOS Structure Name	SMBIOS Structure Description	
NumberOfProcessorCores	Core Count	Number of cores per processor socket	
NumberOfHardwareThreads	Thread Count	Number of threads per processor socket	

# 7.2.2 Single-Core and Single-Thread processor capabilities

- 303 When modeling the capabilities of a single-core and single-thread processor, the
- 304 CIM\_ProcessorCapabilities may not be instantiated.
- When no instance of CIM\_ProcessorCapabilities is associated with the instance of CIM\_Processor that represents the processor, the processor is a single-core and single-thread processor.
- When an instance of CIM\_ProcessorCapabilities is associated with the instance of CIM\_Processor that represents the single-core and single-thread processor, the following requirements apply:
- The CIM\_ProcessorCapabilities.NumberOfProcessorCores property shall have a value of 1.
  - The CIM\_ProcessorCapabilities.NumberOfHardwareThreads property shall have a value of 1.

### 311 7.2.3 CIM\_ProcessorCapabilities.RequestedStatesSupported

- The RequestedStatesSupported property is an array that contains the supported requested states for the
- 313 instance of CIM\_Processor. This property shall be the super set of the values to be used as the
- RequestedState parameter in the RequestStateChange() method (see 8.1). The value of the
- 315 CIM\_ProcessorCapabilities.RequestedStatesSupported property shall be an empty array or contain any
- 316 combination of the following values: 2 (Enabled), 3 (Disabled), or 11 (Reset).

#### 7.2.4 CIM\_ProcessorCapabilities.ElementNameEditSupported

- 318 The ElementNameEditSupported property shall have a value of TRUE when the implementation supports
- 319 client modification of the CIM\_Processor. ElementName property.

#### 7.2.5 CIM ProcessorCapabilities.MaxElementNameLen

- 321 The MaxElementNameLen property shall be implemented when the ElementNameEditSupported
- 322 property has a value of TRUE.

# 7.3 Processor state management

- 324 Processor state management requires that the CIM Processor.RequestStateChange() method be
- 325 supported (see 8.1) and the value of the CIM Processor.RequestedState property not match 12 (Not
- 326 Applicable).

301

302

310

317

320

323

327

#### 7.3.1 Processor state management support

- When the instance of CIM\_ProcessorCapabilities does not exist, processor state management shall not
- 329 be supported.

330 331 332	When the value of the CIM_ProcessorCapabilities.RequestedStatesSupported property of the associated CIM_ProcessorCapabilities instance is an empty array, processor state management shall not be supported.
333 334 335	When the value of the CIM_ProcessorCapabilities.RequestedStatesSupported property of the associated CIM_ProcessorCapabilities instance is not an empty array, processor state management shall be supported.
336	7.4 CIM_Processor.RequestedState
337 338 339	The CIM_Processor.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No Change) or a value contained in the CIM_ProcessorCapabilities.RequestedStatesSupported property array of the associated CIM_ProcessorCapabilities instance (see 7.2.2).
340 341 342 343 344 345	When processor state management is supported and the RequestStateChange() method is successfully executed, the RequestedState property shall be set to the value of the RequestedState parameter of the RequestStateChange() method. After the RequestStateChange() method has successfully executed, the RequestedState and EnabledState properties shall have equal values with the exception of the transitional requested state 11 (Reset). The value of the RequestedState property may also change as a result of a request for a change to the processor's enabled state by a non-CIM implementation.

# 7.4.1 RequestedState — 12 (Not Applicable) value

- When processor state management is not supported, the value of the CIM\_Processor.RequestedState
- 348 property shall be 12 (Not Applicable).

346

# 349 7.4.2 RequestedState — 5 (No Change) value

- When processor state management is supported, the initial value of the CIM\_Processor.RequestedState
- 351 property shall be 5 (No Change).

# 352 7.5 Modeling the current enabled state of the processor

- 353 The current enabled state of the processor is described by the CIM\_Processor.CPUStatus and
- 354 CIM\_Processor.EnabledState properties. Clauses 7.5.1 and 7.5.2 detail the requirements for
- implementing these two properties.

14 Published Version 1.0.2

#### 7.5.1 CIM Processor.CPUStatus

356

357

358

359

360 361

362

363

364

365

366

367

368

369

370

Table 3 describes the mapping between the values of the CIM\_Processor.CPUStatus property and the corresponding description of the state of the processor. The CPUStatus property shall match the values that are specified in Table 3. When the RequestStateChange() method executes but does not complete successfully, or the processor is in an indeterminate state, the CPUStatus property shall have value of 0 (Unknown). The value of this property may also change as a result of a change to the processor's enabled state by a non-CIM implementation.

#### Table 3 – CIM\_Processor.CPUStatus Value Descriptions

Value	Description	Extended Description
0	Unknown	Processor state is indeterminate, or the processor state management is not supported.
1	CPU Enabled	Processor shall be enabled.
2	CPU Disabled by User	Processor shall be disabled through client configuration, which may occur through client invocation of the RequestStateChange() method or through a non-CIM implementation such as BIOS.
3	CPU Disabled By BIOS (POST Error)	Processor shall be disabled due to a POST error.
4	CPU Is Idle, waiting to be enabled	Processor shall be enabled but idling.

#### 7.5.2 CIM\_Processor.EnabledState

The CIM\_Processor.EnabledState property shall be implemented in addition to the CIM\_Processor.CPUStatus property. When the CPUStatus property has a value that matches a value in the "CPUStatus Value" column in Table 4, the EnabledState property shall have a value that matches a value in the "EnabledState Value" column in the same row in the table.

Table 4 – Mapping for CPUStatus Property and EnabledState Property Values

CPUStatus Value	Description	EnabledState Value	Description
0	Unknown	0 or 5	Unknown or Not Applicable
1	CPU Enabled	2	Enabled
2	CPU Disabled by User	3	Disabled
3	CPU Disabled By BIOS (POST Error)	3	Disabled
4	CPU Is Idle, waiting to be enabled	2	Enabled

# 7.6 Modeling individual processor cores

- Modeling the individual processor cores is optional functionality. When individual processor cores are modeled, the implementation shall instantiate an instance of CIM\_ProcessorCore to represent each processor core. All the requirements in this clause and its subclauses are applicable when an
- implementation instantiates the CIM\_ProcessorCore class.
- 375 Each instance of CIM ProcessorCore shall be associated through an instance of
- 376 CIM\_ConcreteComponent to only one instance of CIM\_Processor that represents the processor (Host
- 377 Processor) that hosts the processor core.

378 The number of instances of CIM\_ProcessorCore associated with the Host Processor shall be equal to the

- 379 value of the CIM\_ProcessorCapabilities.NumberOfProcessorCores property of the instance of
- 380 CIM ProcessorCapabilities that is associated with the Host Processor.

#### 7.6.1 Processor core capabilities

- 382 The CIM\_EnabledLogicalElementCapabilities class may be used to model the capabilities of processor
- 383 cores. When the CIM\_EnabledLogicalElementCapabilities class is instantiated to represent the processor
- core capabilities, the instance of CIM\_EnabledLogicalElementCapabilities shall be associated with the
- 385 CIM\_ProcessorCore instance through an instance of CIM\_ElementCapabilities and used for advertising
- 386 the capabilities of the CIM ProcessorCore instance.
- There shall be at most one instance of CIM\_EnabledLogicalElementCapabilities associated with a given
- 388 instance of CIM ProcessorCore.

381

#### 389 7.6.1.1 CIM EnabledLogicalElementCapabilities.RequestedStatesSupported

- 390 The RequestedStatesSupported property is an array that contains the supported requested states for the
- instance of CIM\_ProcessorCore. This property shall be the super set of the values to be used as the
- 392 RequestedState parameter in the RequestStateChange() method (see 8.2). The value of the
- 393 RequestedStatesSupported property shall be an empty array or contain any combination of the following
- 394 values: 2 (Enabled), 3 (Disabled), or 11 (Reset).

# 395 7.6.1.2 CIM\_EnabledLogicalElementCapabilities.ElementNameEditSupported

- 396 The ElementNameEditSupported property shall have a value of TRUE when the implementation supports
- 397 client modification of the CIM\_ProcessorCore.ElementName property.

# 398 7.6.1.3 CIM\_EnabledLogicalElementCapabilities.MaxElementNameLen

- 399 The MaxElementNameLen property shall be implemented when the ElementNameEditSupported
- 400 property has a value of TRUE.

#### 401 **7.6.2 Processor core state management**

- 402 Processor core state management requires that the CIM\_ProcessorCore.RequestStateChange() method
- be supported (see 8.2) and the value of the CIM ProcessorCore.RequestedState property not match 12
- 404 (Not Applicable).

# 405 7.6.2.1 Processor core state management support

- When no CIM\_EnabledLogicalElementCapabilities instance is associated with the CIM\_ProcessorCore
- instance, processor core state management shall not be supported.
- When a CIM\_EnabledLogicalElementCapabilities instance is associated with the CIM\_ProcessorCore
- 409 instance but the value of the CIM EnabledLogicalElementCapabilities.RequestedStatesSupported
- 410 property is an empty array, processor core state management shall not be supported.
- When a CIM\_EnabledLogicalElementCapabilities instance is associated with the CIM\_ProcessorCore
- 412 instance and the value of the CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported
- 413 property is not an empty array, processor core state management shall be supported.

#### 414 7.6.3 CIM ProcessorCore.RequestedState

- The CIM ProcessorCore.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No
- 416 Change), or a value contained in the

16 Published Version 1.0.2

- 417 CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported property array of the associated
- 418 CIM EnabledLogicalElementCapabilities instance (see 7.6.1.1).
- When processor core state management is supported and the RequestStateChange() method is
- 420 successfully executed, the RequestedState property shall be set to the value of the RequestedState
- parameter of the RequestStateChange() method. After the RequestStateChange() method has
- successfully executed, the RequestedState and EnabledState properties shall have equal values with the
- 423 exception of the transitional requested state 11 (Reset). The value of the RequestedState property may
- 424 also change as a result of a request for a change to the processor's enabled state by a non-CIM
- 425 implementation.

#### 426 7.6.3.1 RequestedState — 12 (Not Applicable) value

- 427 When processor core state management is not supported, the value of the
- 428 CIM ProcessorCore.RequestedState property shall be 12 (Not Applicable).

#### 429 7.6.3.2 RequestedState — 5 (No Change) value

- When processor core state management is supported, the initial value of the
- 431 CIM ProcessorCore.RequestedState property shall be 5 (No Change).

# 432 7.6.4 Modeling the current enabled state of the processor core

- 433 The current enabled state of the processor core is described by the
- 434 CIM\_ProcessorCore.CoreEnabledState and CIM\_ProcessorCore.EnabledState properties. Clauses
- 435 7.6.4.1 and 7.6.4.2 detail the requirements for implementing these two properties.

#### 436 7.6.4.1 CIM ProcessorCore.CoreEnabledState

- 437 Table 5 describes the mapping between the values of the CIM\_ProcessorCore.CoreEnabledState
- 438 property and the corresponding description of the state of the processor core. The CoreEnabledState
- property shall match the values that are specified in Table 5. When the RequestStateChange() method
- executes but does not complete successfully, and the processor core is in an indeterminate state, the
- CoreEnabledState property shall have a value of 0 (Unknown). The value of this property may also
- change as a result of a change to the processor's enabled state by a non-CIM implementation.

#### 443 Table 5 - CIM ProcessorCore.CoreEnabledState Value Descriptions

Value	Description	Extended Description
0	Unknown	Processor core state is indeterminate, or the processor core state management is not supported.
2	Enabled	Processor core shall be enabled.
3	Disabled	Processor core shall be disabled.
4	Core Disabled User	Processor core shall be disabled through client configuration, which may occur through client invocation of RequestStateChange() or through a non-CIM implementation such as BIOS.
5	Core Disabled By Post Error	Processor core shall be disabled due to a POST error.

#### 7.6.4.2 CIM ProcessorCore.EnabledState

444

- The CIM\_ProcessorCore.EnabledState property shall be implemented in addition to the
- 446 CIM\_ProcessorCore.CoreEnabledState property. When the CoreEnabledState property value matches a
- value in the "CoreEnabledState Value" column in Table 6, the EnabledState property shall have the value
- that matches the value in the "EnabledState Value" column in the same row in the table.

#### 449 Table 6 – Mapping for the CoreEnabledState property and EnabledState property values

CoreEnabledState Value	Description	EnabledState Value	Description
0	Unknown	0 or 5	Unknown or Not Applicable
2	Enabled	2	Enabled
3	Disabled	3	Disabled
4	Core Disabled User	3	Disabled
5	Core Disabled By Post Error	3	Disabled

# 7.7 Modeling individual hardware threads

- 451 Modeling the individual hardware threads is optional functionality. When hardware threads are modeled,
- 452 the implementation shall model processor cores as described in 7.6 and shall instantiate an instance of
- 453 CIM HardwareThread to represent each hardware thread. All the requirements in this clause and its
- 454 subclauses are applicable when an implementation instantiates the CIM HardwareThread class.
- 455 The instance of CIM\_HardwareThread shall be associated through an instance of
- 456 CIM ConcreteComponent to only one instance of CIM ProcessorCore that represents the processor core
- 457 that enables the hardware thread (Threading Processor Core).
- 458 For a given Host Processor, the number of instances of CIM HardwareThread that are associated with
- 459 Threading Processor Cores, which in turn are associated with the Host Processor, shall be equal to the
- value of the NumberOfHardwareThreads property of the instance of CIM ProcessorCapabilities that is
- 461 associated with the Host Processor.

450

462

#### 7.7.1 Hardware thread capabilities

- When the CIM\_EnabledLogicalElementCapabilities class is instantiated to represent the hardware thread
- 464 capabilities, the instance of CIM\_EnabledLogicalElementCapabilities shall be associated with the
- 465 CIM HardwareThread instance through an instance of CIM\_ElementCapabilities and used for advertising
- 466 the capabilities of the CIM HardwareThread instance.
- 467 At most one instance of CIM EnabledLogicalElementCapabilities shall be associated with a given
- 468 instance of CIM\_HardwareThread.

### 469 7.7.1.1 CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported

- The RequestedStatesSupported property is an array that contains the supported requested states for the
- 471 instance of CIM\_HardwareThread. This property shall be the super set of the values to be used as the
- 472 RequestedState parameter in the RequestStateChange() method (see 8.3). The value of the
- 473 RequestedStatesSupported property shall be an empty array or contain any combination of the following
- 474 values: 2 (Enabled), 3 (Disabled), or 11 (Reset).

#### 475 7.7.1.2 CIM EnabledLogicalElementCapabilities.ElementNameEditSupported

- The ElementNameEditSupported property shall have a value of TRUE when the implementation supports
- client modification of the CIM\_HardwareThread.ElementName property.

#### 478 7.7.1.3 CIM\_EnabledLogicalElementCapabilities.MaxElementNameLen

- 479 The MaxElementNameLen property shall be implemented when the ElementNameEditSupported
- 480 property has a value of TRUE.

### 481 7.7.2 Hardware thread state management

- 482 Hardware thread state management requires that the CIM\_HardwareThread.RequestStateChange()
- 483 method be supported (see 8.3) and the value of the CIM\_HardwareThread.RequestedState property not
- 484 match 12 (Not Applicable).

### 485 7.7.2.1 Hardware thread state management support

- When no CIM EnabledLogicalElementCapabilities instance is associated with the CIM HardwareThread
- instance, hardware thread state management shall not be supported.
- 488 When a CIM EnabledLogicalElementCapabilities instance is associated with the CIM HardwareThread
- instance but the value of the CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported
- 490 property is an empty array, hardware thread state management shall not be supported.
- When a CIM\_EnabledLogicalElementCapabilities instance is associated with the CIM\_HardwareThread
- 492 instance and the value of the CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported
- 493 property is not an empty array, hardware thread state management shall be supported.

#### 494 7.7.3 CIM\_HardwareThread.RequestedState

- The CIM\_HardwareThread.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No
- 496 Change), or a value contained in the
- 497 CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported property array of the associated
- 498 CIM EnabledLogicalElementCapabilities instance (see 7.7.1.1).
- When hardware thread state management is supported and the RequestStateChange() method is
- successfully executed, the RequestedState property shall be set to the value of the RequestedState
- parameter of the RequestStateChange() method. After the RequestStateChange() method has
- 502 successfully executed, the RequestedState and EnabledState properties shall have equal values with the
- exception of the transitional requested state 11 (Reset). The value of the RequestedState property may
- also change as a result of a request for a change to the hardware thread's enabled state by a non-CIM
- 505 implementation.

# 506 7.7.3.1 RequestedState — 12 (Not Applicable) value

- 507 When hardware thread state management is not supported, the value of the
- 508 CIM\_HardwareThread.RequestedState property shall be 12 (Not Applicable).

# 509 7.7.3.2 RequestedState — 5 (No Change) value

- 510 When hardware thread state management is supported, the initial value of the
- 511 CIM\_HardwareThread.RequestedState property shall be 5 (No Change).

#### 512 7.7.4 CIM HardwareThread.EnabledState

- 513 Table 7 describes the mapping between the values of the CIM\_HardwareThread.EnabledState property
- and the corresponding description of the state of the hardware thread. The EnabledState property shall
- match the values that are specified in Table 7. When the RequestStateChange() method executes but
- does not complete successfully, and the hardware thread is in an indeterminate state, the EnabledState
- 517 property shall have a value of 5 (Not Applicable). The value of this property may also change as a result
- of a change to the hardware thread's enabled state by a non-CIM implementation.

Version 1.0.2 Published 19

#### 519

520

Table 7 - CIM\_HardwareThread.EnabledState Value Descriptions

Value	Description	Extended Description
2	Enabled	Hardware thread shall be enabled.
3	Disabled	Hardware thread shall be disabled.
5	Not Applicable	Hardware thread state is indeterminate, or hardware thread state management is not supported.

# 7.8 Modeling cache memory

- 521 Modeling the cache memory of the processor is optional. The implementation may instantiate instances of
- 522 CIM\_Memory to represent the cache memory. All the requirements in this clause and its subclauses are
- 523 applicable when an implementation instantiates the CIM\_Memory class that represents cache memory.
- A single instance of CIM Memory shall exist for each discrete cache memory. When the cache memory is
- shared, the single instance of CIM\_Memory shall be associated with multiple instances of CIM\_Processor
- or CIM\_ProcessorCore. When the cache memory is not shared, the instance of CIM\_Memory shall be
- associated with exactly one instance of CIM\_Processor or CIM\_ProcessorCore.
- 528 When the optional behavior described in 7.6 is implemented, each instance of CIM\_Memory that
- 529 represents the cache memory used by the processor core shall be associated with the instance of
- 530 CIM ProcessorCore that represents the processor core through an instance of
- 531 CIM\_AssociatedCacheMemory and shall not be associated with the Host Processor of the core.
- When the optional behavior described in 7.6 is not implemented, each instance of CIM\_Memory that
- 533 represents the cache memory used by the processor shall be associated through an instance of the
- 534 CIM\_AssociatedCacheMemory to the instance of CIM\_Processor.

#### 535 7.8.1 Cache memory capabilities

- 536 When the CIM\_EnabledLogicalElementCapabilities class is instantiated to represent the cache memory
- capabilities, the instance of CIM\_EnabledLogicalElementCapabilities shall be associated with the
- 538 CIM Memory instance through an instance of CIM ElementCapabilities and used for advertising the
- 539 capabilities of the CIM\_Memory instance.
- 540 At most one instance of CIM\_EnabledLogicalElementCapabilities shall be associated with a given
- instance of CIM\_Memory.

#### 542 7.8.1.1 CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported

- 543 The RequestedStatesSupported property is an array that contains the supported requested states for the
- instance of CIM Memory. This property shall be the super set of the values to be used as the
- RequestedState parameter in the RequestStateChange() method (see 8.4). The value of the
- 546 RequestedStatesSupported property shall be an empty array or contain any combination of the following
- values: 2 (Enabled), 3 (Disabled), or 11 (Reset).

#### 548 7.8.1.2 CIM\_EnabledLogicalElementCapabilities.ElementNameEditSupported

The ElementNameEditSupported property shall have a value of TRUE when the implementation supports client modification of the CIM\_Memory.ElementName property.

#### 7.8.1.3 CIM\_EnabledLogicalElementCapabilities.MaxElementNameLen

The MaxElementNameLen property shall be implemented when the ElementNameEditSupported

property has a value of TRUE.

551

# 554 7.8.2 Cache memory state management

- 555 Cache memory state management requires that the CIM\_Memory.RequestStateChange() method be
- supported (see 8.4) and the value of the CIM\_Memory.RequestedState property not match 12 (Not
- 557 Applicable).

### 558 7.8.2.1 Cache memory state management support

- When no CIM EnabledLogicalElementCapabilities instance is associated with the CIM Memory instance,
- cache memory state management shall not be supported.
- When a CIM\_EnabledLogicalElementCapabilities instance is associated with the CIM\_Memory instance
- but the value of the CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported property is an
- 563 empty array, cache memory state management shall not be supported.
- When a CIM\_EnabledLogicalElementCapabilities instance is associated with the CIM\_Memory instance
- and the value of the CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported property is not
- an empty array, cache memory state management shall be supported.

# 567 7.8.3 CIM\_Memory.RequestedState

- The CIM Memory.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No Change),
- or a value contained in the CIM\_EnabledLogicalElementCapabilities.RequestedStatesSupported property
- array of the associated CIM\_EnabledLogicalElementCapabilities instance (see 7.8.1.1).
- When cache memory state management is supported and the RequestStateChange() method is
- 572 successfully executed, the RequestedState property shall be set to the value of the RequestedState
- parameter of the RequestStateChange() method. After the RequestStateChange() method has
- successfully executed, the RequestedState and EnabledState properties shall have equal values with the
- exception of the transitional requested state 11 (Reset). The value of the RequestedState property may
- also change as a result of a request for a change to the cache memory's enabled state by a non-CIM
- 577 implementation.

#### 578 7.8.3.1 RequestedState — 12 (Not Applicable) value

- 579 When cache memory state management is not supported, the value of the CIM\_Memory.RequestedState
- 580 property shall be 12 (Not Applicable).

#### 581 7.8.3.2 RequestedState — 5 (No Change) value

- When cache memory state management is supported, the initial value of the
- 583 CIM Memory.RequestedState property shall be 5 (No Change).

#### **7.8.4 CIM\_Memory.EnabledState**

- Table 8 describes the mapping between the values of the CIM Memory. Enabled State property and the
- corresponding description of the state of the cache memory. The EnabledState property shall match the
- values that are specified in Table 8. When the RequestStateChange() method executes but does not
- 588 complete successfully, and the cache memory is in an indeterminate state, the EnabledState property
- shall have value of 5 (Not Applicable). The value of this property may also change as a result of a change
- to the cache memory's enabled state by a non-CIM implementation.

Version 1.0.2 Published 21

#### 591

592

609

Table 8 - CIM\_Memory.EnabledState value descriptions

Value	Description	Extended Description	
2	Enabled	Cache memory shall be enabled.	
3	Disabled	Cache memory shall be disabled.	
5	Not Applicable	Cache memory state is indeterminate, or cache memory state management is not supported.	

# Modeling physical aspects of processor and cache memory

- 593 The *Physical Asset Profile* may be implemented to model the physical aspects of a processor, including the asset information of the processor or the internal or off-chip cache memory. 594
- When the processor's or internal cache memory's physical aspects are represented, a CIM Chip instance 595
- 596 shall be instantiated and associated with the instance of CIM Processor or with any instances of
- 597 CIM\_Memory that represent the internal cache through instances of CIM\_Realizes.
- 598 When the off-chip cache memory is represented along with its physical aspects, a CIM PhysicalMemory
- 599 instance shall be instantiated and associated with the instance of CIM Memory through an instance of
- 600 CIM Realizes.
- 601 When processor cores or hardware threads for the processor are modeled with the physical aspects of
- 602 the processor, the instances of CIM ProcessorCore and CIM HardwareThread shall not be associated
- 603 with the instance of CIM\_Chip that represents the physical aspects of the processor.
- 604 The configuration capacity of the managed system for processors may be modeled using the optional
- 605 behavior specified in the "Modeling Configuration Capacity" clause of the *Physical Asset Profile*.

#### **Methods** 8 606

607 This clause details the requirements for supporting intrinsic operations and extrinsic methods for the CIM 608 elements defined by this profile.

# CIM Processor.RequestStateChange()

- 610 Invocation of the CIM Processor.RequestStateChange() method changes the element's state to the value that is specified in the RequestedState parameter.
- 611
- 612 Return code values for the RequestStateChange() method shall be as specified in Table 9. Parameters
- of the RequestStateChange() method are specified in Table 10. 613
- 614 When processor state management is supported, the RequestStateChange() method shall be
- 615 implemented and shall not return a value of 1 (Not Supported) (see 7.3.1).
- 616 Invoking the CIM Processor.RequestStateChange() method multiple times could result in earlier
- 617 requests being overwritten or lost.
- 618 No standard messages are defined for this method.

# Table 9 - CIM\_Processor.RequestStateChange() method: Return code values

Value	Description
0	Request was successfully executed.
1	Method is not supported in the implementation.
2	Error occurred
4096	Job started

## Table 10 - CIM\_Processor.RequestStateChange() method: Parameters

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> – Maximum time allowed</interval>

# 8.2 CIM\_ProcessorCore.RequestStateChange()

- Invocation of the CIM\_ProcessorCore.RequestStateChange() method changes the element's state to the value that is specified in the RequestedState parameter.
- Return code values for the RequestStateChange() method shall be as specified in Table 11. Parameters of the RequestStateChange() method are specified in Table 12.
- When processor core state management is supported, the RequestStateChange() method shall be implemented and shall not return a value of 1 (Not Supported) (see 7.6.2.1).
- Invoking the CIM\_ProcessorCore.RequestStateChange() method multiple times could result in earlier requests being overwritten or lost.
- No standard messages are defined for this method.

619

620

621

631

#### Table 11 – CIM\_ProcessorCore.RequestStateChange() method: Return code values

Value	Description
0	Request was successfully executed.
1	Method is not supported in the implementation.
2	Error occurred
4096	Job started

# Table 12 - CIM\_ProcessorCore.RequestStateChange() method: Parameters

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> – Maximum time allowed</interval>

# 8.3 CIM\_HardwareThread.RequestStateChange()

Invocation of the CIM\_HardwareThread.RequestStateChange() method changes the element's state to the value that is specified in the RequestedState parameter.

Return code values for the RequestStateChange() method shall be as specified in Table 13. Parameters of the RequestStateChange() method are specified in Table 14.

When hardware thread state management is supported, the RequestStateChange() method shall be implemented and shall not return a value of 1 (Not Supported) (see 7.7.2.1).

Invoking the CIM\_HardwareThread.RequestStateChange() method multiple times could result in earlier requests being overwritten or lost.

No standard messages are defined for this method.

632

633

643

644

#### Table 13 - CIM\_HardwareThread.RequestStateChange() method: Return code values

Value	Description
0	Request was successfully executed.
1	Method is not supported in the implementation.
2	Error occurred
4096	Job started

#### Table 14 - CIM\_HardwareThread.RequestStateChange() method: Parameters

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> - Maximum time allowed</interval>

# 8.4 CIM\_Memory.RequestStateChange()

645

655

656

657

- Invocation of the CIM\_Memory.RequestStateChange() method changes the element's state to the value that is specified in the RequestedState parameter.
- Return code values for the RequestStateChange() method shall be as specified in Table 15. Parameters of the RequestStateChange() method are specified in Table 16.
- When memory state management is supported, the RequestStateChange() method shall be implemented and shall not return a value of 1 (Not Supported) (see 7.8.2.1).
- Invoking the CIM\_Memory.RequestStateChange() method multiple times could result in earlier requests being overwritten or lost.
- No standard messages are defined for this method.

Table 15 - CIM\_Memory.RequestStateChange() method: Return code values

Value	Description
0	Request was successfully executed.
1	Method is not supported in the implementation.
2	Error occurred
4096	Job started

#### Table 16 - CIM\_Memory.RequestStateChange() method: Parameters

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> - Maximum time allowed</interval>

# 8.5 Profile conventions for operations

- This profile specification defines operations in terms of DSP0200.
- For each profile class (including associations), the implementation requirements for operations, including those in the following default list, are specified in class-specific subclauses of this clause.
- The default list of operations is as follows:
- 662Associators()
- 663 AssociatorNames()
- EnumerateInstances()

- EnumerateInstanceNames()
- GetInstance()
- References()

669

675

676

677

678

679 680

681

682

683

684

685

686

• ReferenceNames()

# 8.6 CIM\_AssociatedCacheMemory

Table 17 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 17, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

673 NOTE Related profiles may define additional requirements on operations for the profile class.

# 674 Table 17 – Operations: CIM\_AssociatedCacheMemory

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 8.7 CIM\_ConcreteComponent — References CIM\_HardwareThread and CIM Processor

Table 18 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 18, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

NOTE Related profiles may define additional requirements on operations for the profile class.

Table 18 – Operations: CIM\_ConcreteComponent

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 8.8 CIM\_ConcreteComponent — References CIM\_ProcessorCore and CIM\_Processor

Table 19 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 19, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

NOTE Related profiles may define additional requirements on operations for the profile class.

688

Table 19 - Operations: CIM\_ConcreteComponent

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 8.9 CIM\_ElementCapabilities — References CIM\_HardwareThread and CIM\_EnabledLogicalElementCapabilities

Table 20 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 20, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

NOTE Related profiles may define additional requirements on operations for the profile class.

695

689

690

691

692

693 694

Table 20 - Operations: CIM\_ElementCapabilities

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 8.10 CIM\_ElementCapabilities — References CIM\_Memory and CIM\_EnabledLogicalElementCapabilities

Table 21 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 21, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

NOTE Related profiles may define additional requirements on operations for the profile class.

702

703

704

705

706 707

701

696

697

698

699 700

Table 21 - Operations: CIM\_ElementCapabilities

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 8.11 CIM\_ElementCapabilities — References CIM\_Processor and CIM\_ProcessorCapabilities

Table 22 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 22, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

708 NOTE Related profiles may define additional requirements on operations for the profile class.

#### 709

Table 22 - Operations: CIM\_ElementCapabilities

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 710 8.12 CIM\_ElementCapabilities — References CIM\_ProcessorCore and CIM EnabledLogicalElementCapabilities

Table 23 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 23, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

715 NOTE Related profiles may define additional requirements on operations for the profile class.

#### 716

726

Table 23 - Operations: CIM\_ElementCapabilities

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 717 8.13 CIM\_EnabledLogicalElementCapabilities

- 718 All operations in the default list in 8.5 shall be implemented as defined in DSP0200.
- 719 NOTE Related profiles may define additional requirements on operations for the profile class.

#### 720 8.14 CIM HardwareThread

- Table 24 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 24, all operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.
- 724 NOTE Related profiles may define additional requirements on operations for the profile class.

725 Table 24 – Operations: CIM HardwareThread

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.14.1.	None

# 8.14.1 CIM\_HardwareThread — ModifyInstance

- 727 This clause details the requirements for the ModifyInstance operation applied to an instance of 728 CIM HardwareThread. The ModifyInstance operation may be supported.
- The ModifyInstance operation shall be supported and the CIM\_HardwareThread.ElementName property shall be modifiable when the ElementNameEditSupported property of the

731 CIM\_EnabledLogicalElementCapabilities instance that is associated with the CIM\_HardwareThread

instance has a value of TRUE. See 7.7.1.2.

### 733 **8.15 CIM\_Memory**

734 Table 25 lists implementation requirements for operations. If implemented, these operations shall be

735 implemented as defined in DSP0200. In addition, and unless otherwise stated in Table 25, all operations

- in the default list in 8.5 shall be implemented as defined in DSP0200.
- 737 NOTE Related profiles may define additional requirements on operations for the profile class.

#### 738 Table 25 – Operations: CIM Memory

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.15.1.	None

# 739 **8.15.1 CIM\_Memory — ModifyInstance**

- This clause details the requirements for the ModifyInstance operation applied to an instance of
- 741 CIM\_Memory. The ModifyInstance operation may be supported.
- 742 The ModifyInstance operation shall be supported and the CIM\_Memory. ElementName property shall be
- 743 modifiable when the ElementNameEditSupported property of the
- 744 CIM\_EnabledLogicalElementCapabilities instance that is associated with the CIM\_Memory instance has
- 745 a value of TRUE. See clause 7.8.1.2.

# 746 8.16 CIM\_Processor

- 747 Table 26 lists implementation requirements for operations. If implemented, these operations shall be
- implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 26, all operations
- in the default list in 8.5 shall be implemented as defined in DSP0200.
- 750 NOTE Related profiles may define additional requirements on operations for the profile class.

#### 751 Table 26 – Operations: CIM Processor

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.16.1.	None

### 752 **8.16.1 CIM\_Processor — ModifyInstance**

- 753 This clause details the requirements for the ModifyInstance operation applied to an instance of
- 754 CIM Processor. The ModifyInstance operation may be supported.
- The ModifyInstance operation shall be supported and the CIM\_Processor. ElementName property shall be
- 756 modifiable when the ElementNameEditSupported property of the
- 757 CIM\_EnabledLogicalElementCapabilities instance that is associated with the CIM\_Processor instance
- 758 has a value of TRUE. See 7.2.4.

759

### 8.17 CIM\_ProcessorCapabilities

- 760 All operations in the default list in 8.5 shall be implemented as defined in DSP0200.
- 761 NOTE Related profiles may define additional requirements on operations for the profile class.

# 762 8.18 CIM\_ProcessorCore

Table 27 lists implementation requirements for operations. If implemented, these operations shall be

- implemented as defined in DSP0200. In addition, and unless otherwise stated in Table 27, all operations
- in the default list in 8.5 shall be implemented as defined in DSP0200.
- 766 NOTE Related profiles may define additional requirements on operations for the profile class.

#### 767 Table 27 – Operations: CIM ProcessorCore

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.18.1.	None

# 768 8.18.1 CIM\_ProcessorCore — ModifyInstance

- This clause details the requirements for the ModifyInstance operation applied to an instance of
- 770 CIM\_ProcessorCore. The ModifyInstance operation may be supported.
- 771 The ModifyInstance operation shall be supported and the CIM\_ProcessorCore.ElementName property
- shall be modifiable when the ElementNameEditSupported property of the
- 773 CIM\_EnabledLogicalElementCapabilities instance that is associated with the CIM\_ProcessorCore
- instance has a value of TRUE. See 7.6.1.2.

# 8.19 CIM\_SystemDevice

775

- Table 28 lists implementation requirements for operations. If implemented, these operations shall be
- implemented as defined in DSP0200. In addition, and unless otherwise stated in Table 28, all operations
- in the default list in 8.5 shall be implemented as defined in DSP0200.
- 779 NOTE Related profiles may define additional requirements on operations for the profile class.

#### 780 Table 28 – Operations: CIM SystemDevice

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

# 9 Use cases

781

783

784

785

786 787

788

789

782 This clause contains object diagrams and use cases for the CPU Profile.

# 9.1 Object diagrams

Figure 2 represents a possible instantiation of the *CPU Profile*. In this instantiation, cpu1 belongs to system1. The capabilities of cpu1 are represented with capabilities1. cpu1 has cache memory represented by memory1. The *CPU Profile* implementation and versioning information is advertised through profile2.




Figure 2 – Registered Profile

Version 1.0.2 Published 31

Figure 3 represents a possible instantiation of the *CPU Profile* representing a dual core processor, cpu1. The individual cores and hardware threads of cpu1 are not represented, but capabilities1 advertises that cpu1 is a dual core processor capable of two hardware threads, one thread per each core. If system1 supports *SMBIOS Reference Specification* 2.6 or later, the value of the NumberOfProcessorCores property will be equal to the SMBIOS Processor Information structure's Core Count structure value, and the value of the NumberOfHardwareThreads property will be equal to the SMBIOS Processor Information structure's Thread Count structure value. memory1 and memory2 are the cache memories of cpu1. Memory1 represents the level 1 cache, and memory2 is the level 2 cache, as denoted by the instances of CIM\_AssociatedCacheMemory that associate memory1 and memory2 with cpu1. The physical aspects of cpu1 are represented by chip1, associated to cpu1 through an instance of CIM Realizes.




Figure 3 – Multi-core CPU

32 Published Version 1.0.2

Figure 4 represents a possible instantiation of the *CPU Profile* representing a dual core processor, cpu1. Each of the processor cores is represented by an instance of CIM\_ProcessorCore: core1 and core2, associated to the Host Processor, cpu1, through instances of CIM\_ConcreteComponent. Each of the cores has one hardware thread, represented by thread1 and thread2, associated with it through instances of CIM\_ConcreteComponent. The cache memories, memory1 and memory2, are associated to the processor cores that use them. Based on the capabilities of core1 and core2, represented by capabilities2, both processor cores can be enabled or disabled using the RequestStateChange() method. Figure 5 shows the same instantiation of *CPU Profile* after the RequestStateChange() method on core2 has successfully executed.




Figure 4 – Detailed multi-core CPU

Version 1.0.2 Published 33

Figure 5 represents a possible instantiation of the *CPU Profile* in which one of the cores of a dual core processor, cpu1, has been disabled by the user using the RequestStateChange() method. core2's EnabledState property has value of 3 (Disabled) and the CoreEnabledState property has value 4 (Core Disabled by User).

813

814

815 816

817

818




Figure 5 - Multi-core CPU with a disabled core

34 Published Version 1.0.2

Figure 6 represents a possible instantiation of the *CPU Profile* representing a single core processor with multiple threads. thread1 and thread2 represent the hardware threads that exist on core1 and are associated to core1 through an instance of CIM\_ConcreteComponent. cpu1 advertises the capabilities of multiple hardware threads through the capabilities1 NumberOfProcessorThreads property. The cache memory, memory1, is associated to core1, which is using the cache memory.




Figure 6 - Single Core, Multi-Hardware Thread CPU

Figure 7 represents another instantiation of the *CPU Profile*. In this case, cpu1's cache memory, memory1, has a separate package represented by pmem1 and associated to memory1 through an instance of CIM\_Realizes. The existence of pmem1 associated with the cpu1's cache memory indicates that the processor uses off-chip cache memory.

826

827

828

829

830

831




Figure 7 - Processor with Off-Chip Cache

36 Published Version 1.0.2

# 9.2 Change the enabled state of the memory to the desired state

- A client can change the enabled state of the memory as follows:
  - Select the instance of CIM Memory.

832

834

835

836

837

838

839

842

844

847

848

849

852

854

855

856

857

858

859

862

864

865

866 867

868

869

- 2) Select the associated instance of CIM\_EnabledLogicalElementCapabilities and verify whether the RequestedStatesSupported property contains the desired state.
- 3) If the RequestedStatesSupported property contains the desired state, select the instance of CIM\_Memory and execute the RequestStateChange() method with the desired state as a RequestedState parameter.
- After the successful execution of the method, the EnabledState property of the instance of CIM\_Memory will have the value of the desired state.

# 9.3 Change the enabled state of the CPU to the desired state

- A client can change the enabled state of the CPU as follows:
  - Select the instance of CIM Processor.
- Select the associated instance of CIM\_ProcessorCapabilities and verify whether the RequestedStatesSupported property contains the desired state.
  - 3) If the RequestedStatesSupported property contains the desired state, select the instance of CIM\_Processor and execute the RequestStateChange() method with the desired state as a RequestedState parameter.
- After the successful execution of the method, the EnabledState property of the instance of CIM Processor will have the value of the desired state.

## 9.4 Change the enabled state of the CPU's core to the desired state

- A client can change the enabled state of the CPU's core as follows:
  - 1) Select the instance of CIM ProcessorCore.
  - 2) Select the associated instance of CIM\_EnabledLogicalElementCapabilities and verify whether the RequestedStatesSupported property contains the desired state.
  - 3) If the RequestedStatesSupported property contains the desired state, select the instance of CIM\_ProcessorCore and execute the RequestStateChange() method with the desired state as a RequestedState parameter.
- After the successful execution of the method, the EnabledState property of the instance of CIM\_ProcessorCore will have the value of the desired state.

# 9.5 Change the enabled state of the CPU's hardware thread to the desired state

- A client can change the enabled state of the CPU's hardware thread as follows:
  - Select the instance of CIM\_HardwareThread.
    - Select the associated instance of CIM\_EnabledLogicalElementCapabilities and verify whether the RequestedStatesSupported property contains the desired state.
    - 3) If the RequestedStatesSupported property contains the desired state, select the instance of CIM\_ProcessorThread and execute the RequestStateChange() method with the desired state as a RequestedState parameter.

After the successful execution of the method, the EnabledState property of the instance of CIM\_HardwareThread will have the value of the desired state.

# 9.6 Retrieve all the processor cores for the CPU

- A client can retrieve all of the processor cores for the CPU by selecting all the CIM ProcessorCore
- 874 instances that are associated with the given instance of CIM\_Processor through instances of
- 875 CIM Component.

872

876

878

879 880

881

882

883

884 885

886

887

888

889 890

891 892

893

894

895

896

897

898

#### 9.7 Retrieve all the hardware threads for the CPU

- 877 A client can retrieve all of the hardware threads for the CPU as follows:
  - 1) Select all the CIM\_ProcessorCore instances that are associated with the given instance of CIM\_Processor through instances of CIM\_Component.
  - 2) For each instance of CIM\_ProcessorCore, select the instances of CIM\_HardwareThread that are associated through instances of CIM\_Component.

# 9.8 Retrieve CPU's cache memory information for the CPU

A client can retrieve the CPU's cache memory information as follows:

- Select all the instances of CIM\_ProcessorCore that are associated with the given instance of CIM\_Processor through instances of CIM\_Component.
- 2) If no instance of CIM\_ProcessorCore exists, select the instances of CIM\_AssociatedCacheMemory that reference the given instance of CIM\_Processor, as well as all the instances of CIM\_Memory that are associated with the given instance of CIM\_Processor through instances of CIM\_AssociatedCacheMemory.
- 3) Otherwise, for each instance of CIM\_ProcessorCore, select the instances of CIM\_AssociatedCacheMemory that reference the instance of CIM\_ProcessorCore, as well as all the instances of CIM\_Memory that are associated with the instance of CIM\_ProcessorCore through instances of CIM\_AssociatedCacheMemory.

# 10 CIM Elements

Table 29 shows the instances of CIM Elements for this profile. Instances of the CIM Elements shall be implemented as described in Table 29. Clauses 7 ("Implementation") and 8 ("Methods") may impose additional requirements on these elements.

Table 29 - CIM Elements: CPU Profile

Element Name	Requirement	Description
Classes		
CIM_AssociatedCacheMemory	Optional	See 10.1 and 7.8.
CIM_ConcreteComponent (references CIM_HardwareThread and CIM_ProcessorCore)	Optional	See 10.2.
CIM_ConcreteComponent (references CIM_ProcessorCore and CIM_Processor)	Optional	See 10.3.

Element Name	Requirement	Description
CIM_ElementCapabilities (references CIM_HardwareThread and CIM_EnabledLogicalElementCapabilities)	Optional	See 10.4.
CIM_ElementCapabilities (references CIM_Memory and CIM_EnabledLogicalElementCapabilities)	Optional	See 10.5.
CIM_ElementCapabilities (references CIM_Processor and CIM_ProcessorCapabilities)	Optional	See 10.6.
CIM_ElementCapabilities (references CIM_ProcessorCore and CIM_EnabledLogicalElementCapabilities)	Optional	See 10.7.
CIM_EnabledLogicalElementCapabilities	Optional	See 7.6.1, 7.7.1, 7.8.1, and 10.7.
CIM_HardwareThread	Optional	See 10.9.
CIM_Memory	Optional	See 10.10 and 7.8.
CIM_Processor	Mandatory	See 7.1 and 10.11.
CIM_ProcessorCapabilities	Optional	See 7.2 and 10.12.
CIM_ProcessorCore	Optional	See 10.13.
CIM_RegisteredProfile	Mandatory	See 10.14.
CIM_SystemDevice	Mandatory	See 10.15.
Indications		
None defined in this profile		

# 10.1 CIM\_AssociatedCacheMemory

CIM\_AssociatedCacheMemory associates an instance of CIM\_Processor or CIM\_ProcessorCore with an instance of CIM\_Memory that represents the cache memory of the processor. Table 30 contains the requirements for elements of this class.

Table 30 - Class: CIM\_AssociatedCacheMemory

Elements	Requirement	Notes
Antecedent	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_Memory that represents the cache memory.
Dependent	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_Processor or CIM_ProcessorCore. See 7.8 for more details.
Level	Mandatory	None
WritePolicy	Mandatory	None
CacheType	Mandatory	None
ReadPolicy	Mandatory	None
Associativity	Mandatory	None
OtherLevelDescription	Conditional	This property shall be implemented when the Level property has a value of 1 (Other).
OtherWritePolicyDescription	Conditional	This property shall be implemented when the WritePolicy property has a value of 1 (Other).
OtherCacheTypeDescription	Conditional	This property shall be implemented when the CacheType property has a value of 1 (Other).

# 10.2 CIM\_ConcreteComponent — References CIM\_HardwareThread and CIM\_ProcessorCore

CIM\_ConcreteComponent associates an instance of CIM\_ProcessorCore (the Threading Processor Core) with an instance CIM\_HardwareThread that represents a hardware thread. CIM\_ConcreteComponent shall be instantiated when the Threading Processor Core and the instance of CIM\_HardwareThread are instantiated. Table 31 contains the requirements for elements of this class.

Table 31 – Class: CIM\_ConcreteComponent — References CIM\_HardwareThread and CIM\_ProcessorCore

Elements	Requirement	Notes
GroupComponent	Mandatory	<b>Key:</b> This property shall reference the Threading Processor Core.
PartComponent	Mandatory	<b>Key:</b> This property shall reference the CIM_HardwareThread that represents the hardware thread.

40 Published Version 1.0.2

# 10.3 CIM\_ConcreteComponent — References CIM\_ProcessorCore and CIM Processor

CIM\_ConcreteComponent associates an instance of CIM\_Processor (the Host Processor) with an instance CIM\_ProcessorCore that represents a processor core. CIM\_ConcreteComponent shall be instantiated when the Host Processor and the instance of CIM ProcessorCore are instantiated. Table 32 contains the requirements for elements of this class.

Table 32 - Class: CIM\_ConcreteComponent - References CIM\_ProcessorCore and **CIM Processor** 

Elements	Requirement	Notes
GroupComponent	Mandatory	<b>Key:</b> This property shall reference the Host Processor.
PartComponent	Mandatory	<b>Key:</b> This property shall reference the CIM_ProcessorCore that represents the hosted processor cores.

# 10.4 CIM\_ElementCapabilities — References CIM\_HardwareThread and CIM\_EnabledLogicalElementCapabilities

CIM ElementCapabilities associates an instance of CIM HardwareThread with the instance of 922 923

CIM EnabledLogicalElementCapabilities that describes the capabilities of the instance of

CIM HardwareThread. 924

912

913

914

915

916

917

918

919

920

921

926

928

929

930

931

932

933

925 CIM ElementCapabilities is mandatory when the instance of CIM HardwareThread and the instance of

CIM EnabledLogicalElementCapabilities that describes the capabilities of the instance of

CIM\_HardwareThread exist. Table 33 contains the requirements for elements of this class. 927

Table 33 - Class: CIM ElementCapabilities - References CIM HardwareThread and CIM EnabledLogicalElementCapabilities

Elements	Requirement	Notes
ManagedElement	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_HardwareThread.
Capabilities	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_EnabledLogicalElementCapabilities.

# 10.5 CIM\_ElementCapabilities — References CIM\_Memory and CIM EnabledLogicalElementCapabilities

CIM ElementCapabilities associates an instance of CIM Memory with the instance of

CIM\_EnabledLogicalElementCapabilities that describes the capabilities of the instance of CIM\_Memory.

934 CIM ElementCapabilities is mandatory when the instance of CIM Memory and the instance of

935 CIM\_EnabledLogicalElementCapabilities that describes the capabilities of the instance of CIM\_Memory

exist. Table 34 contains the requirements for elements of this class. 936

### Table 34 - Class: CIM\_ElementCapabilities - References CIM\_Memory and CIM\_EnabledLogicalElementCapabilities

Elements	Requirement	Notes
ManagedElement	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_Memory.
Capabilities	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_EnabledLogicalElementCapabilities.

# 10.6 CIM\_ElementCapabilities — References CIM\_Processor and CIM\_ProcessorCapabilities

CIM\_ElementCapabilities associates an instance of CIM\_Processor with the instance of CIM ProcessorCapabilities that describes the capabilities of the instance of CIM Processor.

CIM ElementCapabilities is mandatory when the instance of CIM Processor and the instance of CIM\_ProcessorCapabilities exist. Table 35 contains the requirements for elements of this class.

Table 35 - Class: CIM\_ElementCapabilities - References CIM\_Processor and **CIM ProcessorCapabilities** 

Elements	Requirement	Notes
ManagedElement	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_Processor.
Capabilities	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_ProcessorCapabilities.

# 10.7 CIM ElementCapabilities — References CIM ProcessorCore and CIM\_EnabledLogicalElementCapabilities

949 CIM\_ElementCapabilities associates an instance of CIM\_ProcessorCore with the instance of CIM\_EnabledLogicalElementCapabilities that describes the capabilities of the instance of 950

951 CIM ProcessorCore.

937

938

939

940

941

942 943

944

945

946

947

948

954

955

956

CIM ElementCapabilities is mandatory when the instance of CIM ProcessorCore and the instance of 952 953 CIM\_EnabledLogicalElementCapabilities that describes the capabilities of the instance of

CIM ProcessorCore exist. Table 36 contains the requirements for elements of this class.

Table 36 - Class: CIM\_ElementCapabilities - References CIM\_ProcessorCore and CIM\_EnabledLogicalElementCapabilities

Elements	Requirement	Notes
ManagedElement	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_ProcessorCore.
Capabilities	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_EnabledLogicalElementCapabilities.

# 10.8 CIM\_EnabledLogicalElementCapabilities

958 CIM\_EnabledLogicalElementCapabilities represents the capabilities of the memory, the processor core, or the hardware thread. Table 37 contains the requirements for elements of this class.

Table 37 - Class: CIM\_EnabledLogicalElementCapabilities

Elements	Requirement	Notes
InstanceID	Mandatory	Key
RequestedStatesSupported	Mandatory	See 7.6.1.1, 7.7.1.1, and 7.8.1.1.
ElementNameEditSupported	Mandatory	See 7.6.1.2, 7.7.1.2, and 7.8.1.1.
MaxElementNameLen	Conditional	See 7.6.1.3, 7.7.1.3, and 7.8.1.3.

# 10.9 CIM\_HardwareThread

957

960

961

962

963

965

966

967

CIM\_HardwareThread represents the hardware thread of the processor. Table 38 contains the requirements for elements of this class.

964 Table 38 – Class: CIM\_HardwareThread

Elements	Requirement	Notes
InstanceID	Mandatory	Key
EnabledState	Mandatory	See 7.7.4.
RequestedState	Mandatory	See 7.7.3.
OperationalStatus	Mandatory	None
HealthState	Mandatory	None
ElementName	Mandatory	The property shall match the pattern ".*".
RequestStateChange()	Conditional	See 8.3.

# 10.10 CIM\_Memory

CIM\_Memory represents the CPU's cache memory. Table 39 contains the requirements for elements of this class.

968 Table 39 – Class: CIM\_Memory

Elements	Requirement	Notes
SystemCreationClassName	Mandatory	Key
CreationClassName	Mandatory	Key
SystemName	Mandatory	Key
DeviceID	Mandatory	Key
BlockSize	Mandatory	None
NumberOfBlocks	Mandatory	None
EnabledState	Mandatory	See 7.8.4.
RequestedState	Mandatory	See 7.8.3.
HealthState	Mandatory	None
OperationalStatus	Mandatory	None
ElementName	Mandatory	The property shall match the pattern ".*".
RequestStateChange()	Conditional	See 8.4.

# 10.11 CIM\_Processor

969

973

974

975

976

970 CIM\_Processor represents the processor or CPU. Table 40 contains the requirements for elements of this class.

972 Table 40 – Class: CIM\_Processor

Elements	Requirement	Notes
SystemCreationClassName	Mandatory	Key
SystemName	Mandatory	Key
CreationClassName	Mandatory	Key
DeviceID	Mandatory	Key
Family	Mandatory	None
CurrentClockSpeed	Mandatory	When the EnabledState property has a value of 2 (Enabled), a value of 0 shall indicate that the property value is unknown. When the EnabledState property has a value of 3 (Disabled), this property shall have no meaning.
MaxClockSpeed	Mandatory	When the EnabledState property has a value of 2 (Enabled), a value of 0 shall indicate that the property value is unknown. When the EnabledState property has a value of 3 (Disabled), this property shall have no meaning.
ExternalBusClockSpeed	Mandatory	When the EnabledState property has a value of 2 (Enabled), a value of 0 shall indicate that the property value is unknown. When the EnabledState property has a value of 3 (Disabled), this property shall have no meaning.
CPUStatus	Mandatory	See 7.5.1.
EnabledState	Mandatory	See 7.5.2.
RequestedState	Mandatory	See 7.4.
OperationalStatus	Mandatory	None
HealthState	Mandatory	None
ElementName	Mandatory	The property shall match the pattern ".*".
OtherFamilyDescription	Conditional	This property shall be implemented if the Family property contains the value "Other".
RequestStateChange()	Conditional	See 8.1.

# 10.12 CIM\_ProcessorCapabilities

CIM\_ProcessorCapabilities represents the capabilities of the processor. Table 41 contains the requirements for elements of this class.

Table 41 - Class: CIM\_ProcessorCapabilities

Elements	Requirement	Notes
InstanceID	Mandatory	Key
NumberOfProcessorCores	Mandatory	A value of 0 shall mean "Unknown".
NumberOfHardwareThreads	Mandatory	A value of 0 shall mean "Unknown".

Elements	Requirement	Notes
RequestedStatesSupported	Mandatory	See 7.2.2.
ElementNameEditSupported	Mandatory	See 7.2.4.
MaxElementNameLen	Conditional	See 7.2.5.

# 10.13 CIM ProcessorCore

977

978

979

981

984

985

986

987

988

989

990 991 CIM\_ProcessorCore represents the core of the processor. Table 42 contains the requirements for elements of this class.

980 Table 42 – Class: CIM\_ProcessorCore

Elements	Requirement	Notes
InstanceID	Mandatory	Key
CoreEnabledState	Mandatory	See 7.6.4.1.
EnabledState	Mandatory	See 7.6.4.2.
RequestedState	Mandatory	See 7.6.3.
OperationalStatus	Mandatory	None
HealthState	Mandatory	None
ElementName	Mandatory	The property shall match the pattern ".*".
RequestStateChange()	Conditional	See 8.2.

# 10.14 CIM\_RegisteredProfile

The CIM\_RegisteredProfile class is defined by the <u>Profile Registration Profile</u>. The requirements denoted in Table 43 are in addition to those mandated by the <u>Profile Registration Profile</u>.

Table 43 – Class: CIM\_RegisteredProfile

Elements	Requirement	Notes
RegisteredName	Mandatory	This property shall have a value of "CPU".
RegisteredVersion	Mandatory	This property shall have a value of "1.0.1".
RegisteredOrganization	Mandatory	This property shall have a value of 2 (DMTF).

NOTE Previous versions of this document included the suffix "Profile" for the RegisteredName value. If implementations querying for the RegisteredName value find the suffix "Profile", they should ignore the suffix, with any surrounding white spaces, before any comparison is done with the value as specified in this document.

# 10.15 CIM\_SystemDevice

CIM\_SystemDevice associates an instance of CIM\_Processor with the instance of CIM\_ComputerSystem of which the CIM\_Processor instance is a member. Table 44 contains the requirements for elements of this class.

Version 1.0.2 Published 45

992

Table 44 - Class: CIM\_SystemDevice

Elements	Requirement	Notes
GroupComponent	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_ComputerSystem of which the instance of CIM_Processor is a member.
PartComponent	Mandatory	<b>Key:</b> This property shall reference the instance of CIM_Processor.

993

994 ANNEX A 995 (informative)

996 997

# Change log

Version	Date	Description
1.0.0c	2006-07-02	Preliminary Version of the Profile
1.0.0	2008-10-31	Final Version of the Profile
1.0.1	2010-04-22	Released as DMTF Standard — Changed ExternalClockSpeed to ExternalBusClockSpeed in use cases to be in sync with the MOF
1.0.2	2015-05-22	Release as DMTF Standard

998

999