WP3211 Home Gateway Processor Data Sheet: 1. Features

WavePlus Technology Co., Ltd.
WP3211 Home Gateway Processor Data Sheet - Preliminary
WP3211 Home Gateway Processor Data Sheet

1. Features
WP3211 SOC integrated with a high performance 32-bit RISC processor. The processor contains 8K Instruction cache, 2K Data cache. Operation frequency is user selectable 125/100/75MHz. The processor supports Big/Little Endian Mode and EJTAG debug port. Supports 16M/64M/128M bit SDRAM with 2/4-bank size availability, its bus operation frequency matches processor core frequency. Two banks of Static Memory interfaces which can support Mask ROM, Page Mode ROM, EPROM, E2PROM, SRAM and NOR Flash (linear type) NAND Flash (block type) controller interfaces Provide a 256-Byte hard-wired boot code that can choose booting from normal ROM, NAND Flash, UART or EJTAG debugger interface PCMCIA-like interface to support glue-less connected to WLAN 802.11b device Internal two 10/100 Ethernet MAC
5 port 10/100 Ethernet switch and PHYs with Auto-MDIX integrated
There are 4 bus masters on the WP3211 including CPU, Ethernet 1, Ethernet 2 and Memory-to-Memory DMA Three 24-bit up-count Timers and supports Interval timer mode and Watchdog timer modes (only Timer 3) Two sets of full duplex UARTs, one high speed up to 921K bps and one speed up to 115.2K bps Provide 16 bi-directional general-purpose I/O pins (shared with other function pins) 208 pins QFP Package
WP3211 Data Sheet X.05 2003/05/26
Page 1 of 19
Copyright WavePlus Technology Co., Ltd. No. 347, Hsin-Hu 2nd Rd., Neihu, Taipei, 114, Taiwan E-mail: sales@waveplus.com Tel: +886-2-87921856 Fax: +886-2-87922041
WP3211 Home Gateway Processor Data Sheet - Preliminary 2. System Diagram
Figure 2-1 System Diagram
WP3211 Data Sheet X.05 2003/05/26
Page 2 of 19
WP3211 Home Gateway Processor Data Sheet - Preliminary 3. Functional Description:

3.1. General Description
The WP3211 is a SOC for Home Gateway processor integrate a 32-bit RISC microprocessor core with a number of on-chip peripherals, including Interrupt Controller, Timer, Clock Generation Controller, Memory Interface, 5-port switch and PHY, Memory-to-Memory DMA and PCMCIA like interface etc.
25MHz On Chip PLL
EJTAG Controller
32bit-RISC 8K I-Cache (two way associative) 2K D-Cache
WAN/LAN
INT Interrupt controller
Arbiter Controller Memory
Flash RAM
Controller
SDRAM
LAN
5 Port 10/100BaseT PHY
5 Port Ethernet 10/100 Switch
PCMCIA
Controller
UART 1
IEEE802.11b WLAN Bluetooth Module UART transceiver
Timers
UART 2
Figure 3-1 Functional Block Diagram
WP3211 Data Sheet X.05 2003/05/26
Page 3 of 19

3.2. Functional Description 3.2.1. CPU WP3211 integrated a high performance 32-bit RISC processor 8K bytes of Instruction cache (two-way associated) 2K bytes of Data cache (direct map) Support Big/Little Endian Support EJTAG debug interface Selectable 75MHz/100MHz/125MHz CPU clock 3.2.2. SDRAM Controller Supports 16M/64M/128M bit SDRAM with 2/4-bank size availability Support of 16/32-bit static bus size SDRAM clock speed is the same as CPU clock 3.2.3. Static Memory Controller Support Mask ROM, Page Mode ROM, EPROM, E2PROM, SRAM and NOR Flash (linear type) 2 banks of Static Memory interfaces 8-bit/16-bit static bus size independently per bank Supports memory sizes to 64M Byte per bank in 8-bit or16-bit mode 3.2.4. NAND Flash Controller Support NAND Flash (block type) controller interfaces 3.2.5. Boot code Provide a 256-Byte hard-wired boot code that can choose booting from normal ROM, NAND Flash, UART or EJTAG debugger interface
WP3211 Data Sheet X.05 2003/05/26
Page 4 of 19

3.2.6. Wireless LAN Interface PCMCIA-like interface to support glue-less connected to WLAN 802.11b device 3.2.7. Timer/Counter 3 24-bit up counter Timers Supports Interval timer mode and Watchdog timer modes (only Timer 3) Support of external input clock 3.2.8. Interrupt Controller Maskable Interrupts: up to 16 external interrupt inputs Each external interrupt can be edge or level sensitive Interrupt Requested Via Interrupt Vector Default Priority Timer 0x01 0 (highest) DMAC 0x02 1 UART1 0x03 2 ETH1 0x04 3 ETH2 0x05 4 PCMCIA 0x06 5 Serial IO Bus 0x07 6 UART2 0x08 7 GPIO 0x09 8 Reserved 0xA 9 Arbiter 0x0B A Table 3-1 Tables of Interrupt Vector and Priority 3.2.9. Bus Maters and Direct Memory Access Controller (DMAC) There are 4 bus masters on the WP3211 including CPU, Ethernet 1, Ethernet 2 and Memory-to-Memory DMA Except CPU, each bus master has dedicated DMA controller with Tx/Rx. Support flexible descriptor based operation and chaining For each descriptor can transfer block size up to 20 bits The Memory-to-Memory DMA can support Memory mapped I/O to Memory, Memory-to-Memory mapped I/O and Memory to Memory transfer Supports of word aligned transfers using 1,4,8,16,32 words burst reads and writes to/from Memory
WP3211 Data Sheet X.05 2003/05/26 Page 5 of 19

3.2.10. UARTs 2 sets of full duplex UARTs, one high speed and one low speed High Speed UART support up to 921600 baud Low Speed UART support up to 115200 baud On-Chip Baud rate generator Modem flow control support High Speed UART supports 8-bit x 16 TX FIFO and 12-bit (8-bit data and 4-bit status) x 16 RX FIFO Low Speed UART supports 8-bit x 4 TX FIFO and 12-bit x 4 RX FIFO 3.2.11. Internal two 10/100 Ethernet MAC Two sets of 10/100, half or full duplex Ethernet Media Access Controller IEEE 802.3 full duplex flow control IP multicast receives and filter support using 64-bit hash table Receive early interrupt Transmit polling Auto pad insertion for short packets 3.2.12. 5-port Ethernet switch and transceivers Build in SSRAM for frame buffer Build in storage of 1K MAC address Support flow control Port base VLAN Integrate 5 ports Automatic MDI/MDI-X configuration transceiver Built in regulator for internal core usage 3.2.13. General Purpose I/O Interface Provide 16 bi-directional general-purpose I/O pins (shared with other function pins) Each general-purpose I/O pin can be independently configured as input, output, and bi-direction with interrupt function
WP3211 Data Sheet X.05 2003/05/26
Page 6 of 19

3.2.14. Clock Module Use one external 25MHz crystal or oscillator
WP3211 Data Sheet X.05 2003/05/26
Page 7 of 19
WP3211 Home Gateway Processor Data Sheet - Preliminary 4. Memory Map

With the MMU, processor can access all the 32-bit address. How the virtual address is mapped to physical address is shown below: Virtual Address Space Description Mapped to Physical Address 0x0000_0000 to 0xC000_0000 to KSEG2. 1Gbyte. 0x1FFF_FFFF 0xFFFF_FFFF Addressable only in kernel mode. Cached. 0x0000_0000 to 0xA000_0000 to KSEG1. 0.5Gbyte. 0x1FFF_FFFF 0xBFFF_FFFF Addressable only in kernel mode. Uncached. Used for I/O devices. 0x8000_0000 to KSEG0. 0.5Gbyte. 0x0000_0000 to 0x9FFF_FFFF Addressable only in 0x1FFF_FFFF kernel mode. Cached. 0x0000_0000 to KUSEG. 2Gbyte. 0x0000_0000 to 0x7FFF_FFFF Addressable in kernel or 0x1FFF_FFFF user mode. Cached. Table 3-2 Table of Virtual Address Mapping
How the physical address mapping is shown in following table: Devices 0x1C00-0000 - 0x1FFF-FFFF (64MB) ROM bank1, memory mapped I/O 0x1800-0000 - 0x1BFF-FFFF (64MB) ROM bank2, Memory mapped I/O 0x1400-0000 - 0x17FF-FFFF (64MB) System control registers 0x1300-0000 - 0x13FF-FFFF (16MB) WLAN Socket Common space 0x1200-0000 - 0x12FF-FFFF (16MB) WLAN Socket Attribute space 0x1100-0000 - 0x11FF-FFFF (16MB) Reserved 0x1000-0000 - 0x10FF-FFFF (16MB) WLAN Socket I/O space 0x0800-0000 - 0x0FFF-FFFF (128MB) Reserved 0x0000-0000 - 0x07FF-FFFF (128MB) SDRAM bank Table 3-3 Physical Address Mapping
Physical Address Range
WP3211 Data Sheet X.05 2003/05/26
Page 8 of 19
WP3211 Home Gateway Processor Data Sheet - Preliminary 5. Pin Descriptions

The tables of pin show the Internal Pull Up or Internal Down and their level. 5.1. System Reset Pins
Group Reset Name GRESET_I I/O I Description System Reset Input Pin No. 36 Level CMOS Pull UP
5.2. Crystal Pins

Group XIN Name X2 OSCI I/O O I Description Crystal Pad Output Crystal Pad Input Pin No. 152 153 Level Analog Analog Pull
5.3. Common Memory Interface

Group Data Name MDATA_0_B MDATA_1_B MDATA_2_B MDATA_3_B MDATA_4_B MDATA_5_B MDATA_6_B MDATA_7_B MDATA_8_B MDATA_9_B MDATA_10_B MDATA_11_B MDATA_12_B MDATA_13_B MDATA_14_B MDATA_15_B MDATA_16_B MDATA_17_B MDATA_18_B MDATA_19_B MDATA_20_B MDATA_21_B MDATA_22_B MDATA_23_B MDATA_24_B MDATA_25_B
WP3211 Data Sheet X.05 2003/05/26
I/O IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO
Description Pin No. Memory Data Bus bit 0 92 Memory Data Bus bit 1 93 Memory Data Bus bit 2 94 Memory Data Bus bit 3 95 Memory Data Bus bit 4 96 Memory Data Bus bit 5 97 Memory Data Bus bit 6 98 Memory Data Bus bit 7 99 Memory Data Bus bit 8 100 Memory Data Bus bit 9 101 Memory Data Bus bit 10 102 Memory Data Bus bit 11 105 Memory Data Bus bit 12 106 Memory Data Bus bit 13 107 Memory Data Bus bit 14 108 Memory Data Bus bit 15 109 Memory Data Bus bit 16/Memory Address Bus bit 13 110 Memory Data Bus bit 17/Memory Address Bus bit 14 111 Memory Data Bus bit 18/Memory Address Bus 112 bit 15 Memory Data Bus bit 19/Memory Address Bus bit 16 113 Memory Data Bus bit 20/Memory Address Bus 116 bit 17 Memory Data Bus bit 21/Memory Address Bus bit 18 117 Memory Data Bus bit 22/Memory Address Bus 118 bit 19 Memory Data Bus bit 23/Memory Address Bus bit 20 119 Memory Data Bus bit 24/Memory Address Bus 120 bit 21 Memory Data Bus bit 25/Memory Address Bus bit 22 121
Page 9 of 19
Level CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Pull

Group Name MDATA_26_B MDATA_27_B MDATA_28_B MDATA_29_B MDATA_30_B MDATA_31_B MADDR_0_B MADDR_1_B Address/ MADDR_2_B Power MADDR_3_B On MADDR_4_B Configur MADDR_5_B ation MADDR_6_B MADDR_7_B MADDR_8_O MADDR_9_O MADDR_10_O Address MADDR_11_O MADDR_12_O MI_WE_O I/O IO IO IO IO IO IO IO IO IO IO IO IO IO IO O O O O O O Description Pin No. Memory Data Bus bit 26/Memory Address Bus bit 23 124 Memory Data Bus bit 27/Memory Address Bus bit 24 125 Memory Data Bus bit 28/Memory Address Bus bit 25 126 Memory Data Bus bit 29 127 Memory Data Bus bit 30 128 Memory Data Bus bit 31 129 Memory Address Bus bit 0 75 Memory Address Bus bit 1 74 Memory Address Bus bit 2 73 Memory Address Bus bit 3 72 Memory Address Bus bit 4 71 Memory Address Bus bit 5 70 Memory Address Bus bit 6 67 Memory Address Bus bit 7 66 Memory Address Bus bit 8 65 Memory Address Bus bit 9 64 Memory Address Bus bit 10 63 Memory Address Bus bit 11 62 Memory Address Bus bit 12 61 Memory Bus Write Enable 85 Level CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS Pull
5.4. Static Memory Interface

Group ROM Name I/O CE_ROM_1_O O CE_ROM_2_O O Description Chips Select Enable of ROM Bank 1 Chips Select Enable of ROM Bank 2 Pin No. 49 50 Level CMOS CMOS Pull
5.5. SDRAM Interface

Group Name I/O CLK_SDRAM_O O DQM_SDRAM_0 _O O DQM_SDRAM_1 O _O DQM_SDRAM_2 _O O DQM_SDRAM_3 O _O MI_CAS_O O Description Pin No. SDRAM Clock 87 SDRAM Data Byte 0 (bit 7:0) Enable/ROM Bank 1 Output Enable 90 SDRAM Data Byte 1 (bit 15:8) Enable/ROM 89 Bank 2 Output Enable SDRAM Data Byte 2 (bit 23:16) Enable/PCMCIA Memory Space Output Enable 77 SDRAM Data Byte 3 (bit 31:24) Enable/ 76 PCMCIA Memory Space Write Enable SDRAM Column Address Strobe/ROM Lower Byte Output Enable 84 SDRAM Row Address Strobe/ ROM Higher Byte Output Enable 83 Chip Enable of SDRAM Bank 80 SDRAM Bank Address 0 79 SDRAM Bank Address 1/PCMCIA Attribute 78 Space Selection Level CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS Pull
MI_RAS_O O CE_SDRAM_O O BA0_SDRAM_O O SDRAM BA1_SDRAM_O O
WP3211 Data Sheet X.05 2003/05/26
Page 10 of 19

5.6. NAND Flash Interface
Group Name WE_FLASH_O ALE_FLASH_O CLE_FLASH_O RE_FLASH_O CE_FLASH_O RB_ROM_I I/O O O O O O I Description NAND FLASH Write Enable NAND Flash Address Latch Enable NAND Flash Command Latch Enable NAND FLASH READ Enable NAND Flash Chip Selection Enable NAND Flash Ready/Busy/PCMCIA PWAIT Pin No. 28 27 26 29 30 55 Level CMOS CMOS CMOS CMOS CMOS CMOS Pull
NAND
UP
5.7. PCMCIA Interface

Name I/O CE_PCMC_1_O O PCMCIA CE_PCMC_2_O O Group Description PCMCIA Card Select, Low Byte PCMCIA Card Select, High Byte Pin No. 56 57 Level CMOS CMOS Pull
5.8. UART and GPIO Interface

Group Name I/O UART1_TXD_O O UART1/ UART1_RXD_I I GPIO UART1_CTS_I I/O UART1_RTS_O I/O UART2_TXD_O I/O UART2_RXD_I I/O UART2_CTS_I I/O UART2_RTS_O I/O UART2/G UART2_DSR_I I/O PIO UART2_DTR_O I/O UART2_RI_I I UART2_DCD_I I GPIO_S_6_B I/O GPIO_S_7_B GPIO_S_8_B GPIO_S_12_B GPIO_S_13_B GPIO_S_14_B GPIO_S_15_B GPIO_S_16_B I/O I/O I/O I/O I/O I/O I/O Description Pin No. UART1 Transmit Data 130 UART1 Receive Data 133 UART1 Clear to Send/GPIO_S_1_B 132 UART1 Request To Send/GPIO_S_2_B 131 UART2 Transmit Data/GPIO_S_5_B 16 UART2 Receive Data/ GPIO_S_9_B 19 UART2 Clear to Send/ GPIO_S_11_B 18 UART2 Request To Send / GPIO_S_10_B 17 UART2 Data Set Ready / GPIO_S_3 21 UART2 Data Transmit Ready / GPIO_S_4 20 UART2 Ring Indicator/ EJTAG Clock Input 37 UART2 Data Carrier Detect/ EJTAG Data Input 40 GPIO 6 24 GPIO 7 / External Clock source of Timer module 25 GPIO 8 48 GPIO 12 / PCMCIA Card Reset 58 GPIO 13 / PCMCIA RDY/IREQ 59 GPIO 14 / PCMCIA STSCHG 60 GPIO 15 15 GPIO 16 14 Level CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS Pull Up
Up Up
GPIO
5.9.
Group
Two-wire serial Interface

I/O O I/O Description Two-wire serial clock output Two-wire serial data Pin No. 10 11 Level CMOS CMOS Pull
Name SCL EEPROM SDA
5.10. Switch Interface

Group RXI Name RXIP0 RXIM0 I/O I I Description Twist Pair Port 0 positive input Twist Pair Port 0 negative input
Page 11 of 19
Pin No. 156 161
Level Analog Analog
Pull
WP3211 Data Sheet X.05 2003/05/26

Group Name RXIP1 RXIM1 RXIP2 RXIM2 RXIP3 RXIM3 RXIP4 RXIM4 TXOP0 TXOM0 TXOP1 TXOM1 TXOP2 TXOM2 TXOP3 TXOM3 TXOP4 TXOM4 BGRES I/O I I I I I I I I O O O O O O O O O O I/O Description Pin No. Twist Pair Port 1 positive input 172 Twist Pair Port 1 negative input 173 Twist Pair Port 2 positive input 183 Twist Pair Port 2 negative input 184 Twist Pair Port 3 positive input 195 Twist Pair Port 3 negative input 196 Twist Pair Port 4 positive input 199 Twist Pair Port 4 negative input 200 Twist Pair Port 0 positive Output 163 Twist Pair Port 0 negative Output 164 Twist Pair Port 1 positive Output 169 Twist Pair Port 1 negative Output 170 Twist Pair Port 2 positive Output 186 Twist Pair Port 2 negative Output 187 Twist Pair Port 3 positive Output 192 Twist Pair Port 3 negative Output 193 Twist Pair Port 4 positive Output 202 Twist Pair Port 4 negative Output 1 Band gap resister. It is connected to GND through a 6.2k-ohm resistor in application circuit. 176 Regulator output It is used to control external transistor to generate a stable 2.5v voltage source. 150 Speed (output after reset) 42 Speed (output after reset) 45 Speed (output after reset) 136 Speed (output after reset) 139 Speed (output after reset) 142 Full/half, Link (output after reset) 43 Full/half, Link (output after reset) 46 Full/half, Link (output after reset) 137 Full/half, Link (output after reset) 140 Full/half, Link (output after reset) 143 Link, Activity (output after reset) 41 Link, Activity (output after reset) 44 Link, Activity (output after reset) 47 Link, Activity (output after reset) 138 Link, Activity (output after reset) 141 Level Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog Analog CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS Pull
TXO
Band Gap REG
REG_OUT O LED_SPEED_0_ B O LED_SPEED_1_ O B LED LED_SPEED_2_ SPEED B O LED_SPEED_3_ O B LED_SPEED_4_ B O LED_FULL_0_B O LED_FULL_1_B O LED LED_FULL_2_B O FULL LED_FULL_3_B O LED_FULL_4_B O LED_LINK_0_B O LED_LINK_1_B O LED LINK LED_LINK_2_B O LED_LINK_3_B O LED_LINK_4_B O
Test Interface
Group Name I/O Description Pin No. Switch Test mode selection It should be connected to GND for normal operation 1: test mode, 31 0: normal
Page 12 of 19
Level
Pull
Test1
WP3211 Data Sheet X.05 2003/05/26
CMOS
Down

Group Name I/O Description Pin No. Switch Test mode selection It should be connected to GND for normal operation 1: Switch operation, 0: Network Processor operation (default) When Test1 is 1, Test2 determine which module will connect to input or output port. 32 EJTAG Test Mode Select 38 SCAN Test Mode 35 SCAN Test Mode Test Data select 34 Bypass PLLs 33 RAM BIST Output/ EJTAG Test Data Output 39 Level Pull
Test
Test2 I JTAG_TMS_I I TESTM_I I SCANEN_I I TEST_UNPLL_I I RMBIST_O O
CMOS CMOS CMOS CMOS CMOS CMOS
Down Down Down Down Down
5.11. Power/Ground
Group Name DVCC AVCC GND VDDIO VDDPLL VSSPLL NC Description Digital Power Analog Power Ground External I/O Power PLL Power PLL Ground No Connected Level 2.5 V 2.5 V Pin Numbers 5,6,9,13,54,81,114,144,145,146,154 3, 162,166,167,171,175,185,189,190,194,201 2,4,7,8,12,23,52,53,69,82,88,91,104,115,123,147 ,148,149,151,155,165,168,174,177,182,188,191,1 Ground 97,198 3.3 V 22,51,68,86,103,122, 2.5 V 134 Ground 135 157,158,159,160,161,163,164,178,179,180,181,20 3,204,205,206,207,208
Power/ Ground
NC
WP3211 Data Sheet X.05 2003/05/26
Page 13 of 19
WP3211 Home Gateway Processor Data Sheet - Preliminary 6. Electrical Characteristics

6.1. Absolute Maximum Rating
Symbol Tstg Vcc Tj ESD Parameter Storage temperature Input Voltage Junction Temperature ESD Protection Value -65 ~ 150 6 Max 125 2000 Unit J V J V
6.2. Recommended Operation Condition

Symbol Vopt Vcc_io Vcc VIH VI L VOH VOL Parameter Operation Temperature I/O Supply Voltage Core Supply Voltage Logical Input High Logical Input Low Logical Output High Logical Output Low Min -40 3.0 2.25 1.8 -0.5 2.4 Typ 3.3 2.5 3.3 Max 70 3.6 2.75 3.6 1.0 0.4 Unit J V V V V V V
WP3211 Data Sheet X.05 2003/05/26
Page 14 of 19
WP3211 Home Gateway Processor Data Sheet - Preliminary 7. AC Specification

7.1. SDRAM Interface SDRAM Write Timing (CAS = 2)
CLK_SDRAM_O CE_SDRAM_O MI_RAS_O MI_CAS_O MI_WE_O MI_ADDR_O
A0
MI_DATA_B
A1 D1
A2 D2
A3 D3
D0
MI_DQM_O
SDRAM Read Timing (CAS = 2)

CLK_SDRAM_O CE_SDRAM_O MI_RAS_O MI_CAS_O MI_WE_O MI_ADDR_O
A0
MI_DATA_B
A1
A2 D0
A3 D1 D2 D3
MI_DQM_O
Page 15 of 19
WP3211 Data Sheet X.05 2003/05/26
CLK_SDRAM_O TSDIS MI_DATA_0_B ~ MI_DATA_31_B (input mode) MI_DATA_0_B ~ MI_DATA_31_B MI_ADDR_0_B ~ MI_ADDR_12_O MI_RAS, MI_CAS, MI_WE, CE_SDRAM TSDIH
VALID TSDO
VALID
7.2. SRAM/FLASH Interface SRAM/FLASH Write Timing (For 16-bit interface, ROMCR = 0x0)
Internal Bus Clock CE_ROM_O MI_RAS_O MI_CAS_O MI_WE_O MI_ADDR_O
A1
MI_DATA_B
A2 D2
D1
WP3211 Data Sheet X.05 2003/05/26
Page 16 of 19

SRAM/FLASH Read Timing (For 16-bit interface, ROMCR = 0x0)
Internal Bus Clock CE_ROM_O MI_RAS_O MI_CAS_O MI_WE_O MI_ADDR_O
A1
MI_DATA_B
A2 D2
D1
Internal Bus Clock TRDIS MI_DATA_B (input mode) TRDIH
VALID TRDO
MI_DATA_B, MI_ADDR_O MI_RAS, MI_CAS, MI_WE, MI_ROM (Output mode)
VALID
WP3211 Data Sheet X.05 2003/05/26
Page 17 of 19
7.3. AC OPERATING TEST CONDITIONS (VDD = 3.3V 0.3V, TA = 0 to 70OC) Parameter AC input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition Value 2.4/0 1.4 Tr/Tf = 1/1 1.4 25 Unit V V Ns V pF
7.4. OPERATING AC PARAMETER Parameter TSDIS TSDIH TSDO TRDIS TRDIH TRDO Min. Value 3 1 3 6 3 Max. value 12 Unit Ns Ns Ns Ns Ns Ns
WP3211 Data Sheet X.05 2003/05/26
Page 18 of 19
WP3211 Home Gateway Processor Data Sheet - Preliminary 8. Packaging

The Home Gateway processor WP3211 is a vailable in a 208-pin QFP package (28x28mm). Figure 8-1 shows the mechanical drawing for the 208-pin QFP package.
Figure 8-1 208-pin QFP Mechanical Drawing
Notice: The information contained herein is preliminary in nature and subject to change. WavePlus Technology Co., Ltd. reserves the right to make changes without notice. The content herein cannot be reprinted or distributed without WavePluss prior permission.
WP3211 Data Sheet X.05 2003/05/26
Page 19 of 19

WP3211 Home Gateway Processor Data Sheet: 1. Features

Uploaded by

Copyright:

Available Formats

WP3211 Home Gateway Processor Data Sheet: 1. Features

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

WP3211 Home Gateway Processor Data Sheet: 1. Features

Uploaded by

Copyright:

Available Formats

WavePlus Technology Co., Ltd.

WP3211 Home Gateway Processor Data Sheet - Preliminary