Spi 525
Spi 525
Spi 525
Installation Guide
2000
SPECTRUM DIGITAL, INC. 12502 Exchange Dr., Suite 440 Stafford, TX 77477 Tel: 281.494.4505 Fax: 281.494.5310 sales@spectrumdigital.com www.spectrumdigital.com
IMPORTANT NOTICE Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify data being relied on is current before placing orders. Spectrum Digital, Inc. warrants the performance of its products and related software to current specifications in accordance with Spectrum Digitals standard warranty. Testing and other quality control techniques are utilized to the extent deemed necessary to support this warranty. Please be aware, the products described herein are not intended for use in life-support appliances, devices, or systems. Spectrum Digital does not warrant, nor is it liable for the product described herein to be used in other than a development environment. Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does Spectrum Digital warrant or represent any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any combination, machine, or process in which such Digital Signal Processing development products or services might be or are used. WARNING This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance within the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications. In such case the user, at his own expense, will be required to take whatever measures necessary to correct this interference. TRADEMARKS Windows 95, Windows 98, and Windows NT are registered trademarks of Microsoft Corp. PATENTS A patent application has been filed regarding the technology used in the SPI525 PCI Bus Scan Path Emulator.
Contents
A.
Introduction to the Adjustable Voltage Pod . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 Provides an overview of the adjustable voltage pod along with the keys features. 1.0 Overview of the adjustable voltage pod . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2 1.1 Key Features of the adjustable voltage pod ................................ 1-2 1.2 Key Items on the adjustable voltage pod ................................... 1-3 Installing the SPI525 PCI Bus Adapter Card . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 Provides installation directions for the SPI525 PCI Bus Adapter Card 2.1 What Youll Need . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2 2.2 Placing the SPI525 PCI Bus Adapter Into Your PC . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4 2.3 What To Do Next . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5 Installing the Adjustable Voltage Pod ........................................ 3-1 Lists the hardware and software needed to install the adjustable voltage pod, directions for setting the voltage range, and installation of the DLLs to work with Code Composer. 3.1 What Youll Need . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-2 Hardware checklist . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-2 Software checklist . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-2 3.2 Voltage Selection Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3 3.3 Installing the Adjustable Voltage Pod . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-4 3.3.1 Adjustable Voltage Pod Installation Checklist . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-4 3.4 Adjustable Voltage Pod LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-6 3.5 SPI525 Power Detection Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-6 3.5.1 WAIT-IN-RESET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-7 Specifications for the Target Systems Connection to the Adjustable Voltage Pod . . . 4-1 Contains information about connecting the target system to the adjustable voltage pod 4.1 Designing the Target Systems Emulator Connector (14-pin Header) . . . . . . . . . . . . . 4-2 4.2 Bus Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-3 4.3 Emulator Cable Pod Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-4 4.4 Emulator Cable Pod Signal Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-5 4.5 Buffering Signals Between the Emulator and the Target System . . . . . . . . . . . . . . . . . 4-6 4.6 Emulation Timing Calculations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-9 Mechanicals of the Adjustable Voltage Pod . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-1
This chapter provides a description of the Adjustable Voltage Pod and its key features.
Topic
1.0 1.1 1.2 Overview of the Adjustable Voltage Pod Key Features of the Adjustable Voltage Pod Key Items on the Adjustable Voltage Pod
Page
1-2 1-2 1-3
1-1
1-2
Status LEDs
1-3
1-4
This chapter contains installation instructions for the SPI525 PCI bus adapter card for use with the adjustable voltage emulator pod.
Topic
2.1 2.2 2.3 What Youll Need Placing the SPI525 PCI Bus Adapter Into Your PC What to do next
Page
2-2 2-3 2-4
2-1
__ emulator adapter Spectrum Digital SPI525 PCI bus adapter card card __ JTAG cable __ target system Adjustable Voltage Emulator Pod A board with a JTAG based TI DSP or Microcontroller and power supply 14-pin connector (two rows of seven pins) --- see Chapter 4 for more information about this connector
WARNING !
Minimizing Static Shock Special handling methods and material should be used to prevent equipment damage. You should be familiar with identification and handling of ESD sensitive devices before attempting to perform procedures described in this manual.
2-2
WARNING
Minimizing Personal Injury: To minimize the risk of personal injury, always turn off the power to your PC and unplug the power cord before installing the SPI525 PCI adapter.
R Turn the power to your PC off and unplug the power cord R Remove the cover of your PC. R Remove the mounting bracket from an unused PCI slot. R Carefully but firmly push the SPI525 PCI bus adapter into a PCI slot. R Return the mounting screw to the mounting bracket on the SPI525 PCI bus adapter
and tighten the screw.
PCI Slot
2-3
2-4
This chapter contains installation instructions for the adjustable voltage pod used with Spectrum Digital SPI525 PCI bus adapter card. For use with specific software packages such as debuggers or TIs Code Composer refer to their respective documentation. .
NOTE
When using the adjustable voltage pod, install the PCI adapter first per the instructions in chapter 2 of this document.
Topic
3.1 What Youll Need Hardware checklist Software checklist Voltage Selection Switch Installing the Adjustable Voltage Interface Pod Adjustable Voltage Interface Pod Installation Checklist Adjustable Voltage Interface Pod LEDs Adjustable Voltage Interface Pod Power Detection Sequence WAIT-IN-RESET
Page
3-2 3-2 3-2 3-3 3-4 3-4 3-6 3-6 3-7
3-1
Hardware checklist
__ host An IBM PC/AT or 100% compatible PCI/EISA-based PC
__ emulator adapter Spectrum Digital SPI525 PCI Adapter card __ emulator module Adjustable Voltage Scan Path Emulator Pod __ target system A board with a JTAG based TI DSP or Microcontroller and power supply 14-pin connector (two rows of seven pins) --- see Chapter 4 for more information about this connector
Software checklist
__ operating system Win 95, Win 98, or Win NT 4.0 __ software tools __ debugger __ drivers
t
Compiler/assembler/linker for DSP or Microcontroller TI Code Composer Debug Tools, and TI Code Composer. drivers for TI Code Composer
3-2
WARNING !
The Power Detect Input Threshold is the voltage level on the PD pin. This switch should be set prior to applying power to the DSP target board.
WARNING
Target Cable Connectors: Be very careful with the target cable connectors. connect them gently; dont force them into position, or you may damage the connectors. Do not connect or disconnect the DB-25 connector while the PC is powered up. Do not connect or disconnect the 14-pin cable while the target system is powered up.
3.3.1 Adjustable Voltage Pod Installation Checklist To install the adjustable voltage pod, execute the following checklist:
R Turn off the power to your PC and install the Spectrum Digital SPI525 PCI Bus
Emulator Adapter card
R Turn off the power to your target system R Attach the adjustable voltage pod DB-25 connector to the PCI Bus Emulator Adapter
card in the PC.
R Turn on the power to your PC and allow it to boot up. The adjustable voltage pod will
go through the Power Detection Sequence detailed in section 3.5
R Set the 16-position switch on the adjustable voltage pod to reflect the target input
voltage on the PD pin of the 14-pin connector, or your desired voltage. This voltage is shown in column 4 of table 1, shown in section 3.2.
Note:
Some target systems put 5 volts on the PD pin for 3-volt systems.
R Plug the tail of the adjustable voltage pod (14 pin ribbon cable) on to the 14-pin
header on the SPI525 PCI Emulator card.
R Your system configuration should now look like that in Figure 3.1 on the following
page.
3-4
25 pin male D-sub connector (plugs into PCI adapter card in PC) 26 Conductor Cable
F1 F2
~ ! @ # $ % ^ & * ( ) _ + | ` 1 2 3 4 5
Q W A Z S X E D C R F V T G
6 Y H B
7 U J N
8 I K M
9 O L
< ,
0 P
{ [
=
} ]
7
Home PgUp Enter
8 5 2
End PgDn
9 6 3
PrtSc
F3 F4
Ctrl
: ;
> . ? /
" '
4 1
* +
F5 F6
Shift
Shift
F7 F8
Alt
Caps Lock
0
Ins Del
F9 F10
Power supply
3-5
3-6
3-7
3-8
Topic
4.1 4.2 4.3 4.4 4.5 4.6 Designing Your Target Systems Emulator Connector (14-pin Header) Bus Protocol Emulator Cable Pod Logic Emulator Cable Pod Signal Timing Buffering Signals Between the Emulator and the Target System Emulation Timing Calculations
Page
4-2 4-3 4-4 4-5 4-6 4-9
4-1
Header Dimensions Pin-to-Pin spacing, 0.100 in. (X,Y) Pin width, 0.025-in. square post Pin length, 0.235-in. nominal
Table 1: 14-Pin Header Signal Description Signal TMS TDI TDO TCK Description JTAG test mode select. JTAG test data input. JTAG test data output. JTAG test clock. TCK is a 10-MHz clock source from the emulation pod. This signal can be used to drive the system test clock. JTAG test reset. Emulation pin 0. Emulation pin 1. Presence detect. Indicates that the emulation cable is connected and that the target is powered up. PD should be tied to the target processors I/O pins Vcc. JTAG test clock return. Test clock input to the emulator. May be a buffered or unbuffered version of TCK. Emulator State Output Output Input Output Target State Input Input Output Input
TRSTEMUO EMU1 PD
TCK_RET
Input
Output
4-2
4.2 Bus Protocol The IEEE 1149.1 specification covers the requirements for JTAG bus slave devices (such as the TMS320C5x family) and provides certain rules, summarized as follows: __ The TMS/TDI inputs are sampled on the rising edge of the TCK signal of the device. __ The TDO output is clocked from the falling edge of the TCK signal of the device When JTAG devices are daisy-chained together, the TDO of one device has approximately a half-TCK cycle set up to the next devices TDI signal. This type of timing scheme minimizes race conditions that would occur if both TDO and TDI were timed from the same TCK edge. The penalty for this timing scheme is a reduced TCK frequency. The IEEE 1149.1 specification does not provide rules for JTAG bus master (emulator) devices.
4 -3
__
Pin Driver
33 33
33
4-4
4 -5
Target Device
EMU0 EMU1 TRSTTMS TDI TDO TCK 13 14 2 1 3 7 11 9 EMU0 EMU1 TRSTTMS TDO TDI TCK
Emulator Header
5 PD 4 6 8 10 GND GND GND 12
TCK_RET
Buffered emulation signals. Figure 4-5 shows the distance between the emulation header and the target device is greater than 6 inches. The target device signals--TMS, TDI, TDO, and TCK_RET are buffered through the same package.
6 Inches or Less Vcc Vcc
Target Device
EMU0 EMU1 TRSTTMS TDI TDO TCK 13 14 2 1 3 7 11 9 EMU0 EMU1 TRSTTMS TDO TDI
Emulator Header
5 PD 4 6 8 10 GND TCK TCK_RET GND GND 12
4-6
__
Figure 4-6 shows an application with the system test clock generated in the target system. In this application the TCK signal is left unconnected.
6 Inches or Less Vcc Vcc
Target Device
EMU0 EMU1 TRSTTMS TDI TDO NC TCK 13 EMU0 14 2 1 3 7 11 9 EMU1 TRSTTMS TDO TDI
Emulator Header
5 PD 4 6 8 10 12
TCK TCK_RET
There are two benefits to having the target system generate the test clock: __ The emulator provides only a single 10-MHz test clock. If you generate your own test clock, you can set the frequency to match your system requirements. In some cases, you may have other devices in your system that require a test clock when the emulator is not connected.
__
4 -7
Target #1
Target #2
TDI EMU1
TDI EMU1
Vcc Emulator Header 5 13 14 EMU1 2 1 3 7 11 9 TRSTTMS TDI TDO TCK TCK_RET GND GND GND GND GND GND 4 6 8 10 12 PD EMU0 Vcc
Figure 4-7, Multiprocessor Connections Figure 4-7 shows a typical multiprocessor configuration. This is a daisy-chained configuration (TDO-TDI daisy-chained), which meets the minimum requirements of the IEEE 1149.1 specification. The emulation signals in this example are buffered to isolate the processors from the emulator and provide adequate signal drive for the target system. One of the benefits of a JTAG test interface is that you can generally slow down the test clock to eliminate timing problems. Several key points to multiprocessor support are as follows: __ __ The processor TMS, TDI, TDO, and TCK should be buffered through the same physical package to better control timing skew. The input buffers for TMS, TDI, and TCK should have pull-ups to Vcc. This will hold these signals at a known value when the emulator is not connected. A pull-up of 4.7K ohms or greater is suggested.
4-8
1.35ns 0.4
6 ns
Emulator TMS/TDI delay from TCK_RET high, max 44 ns Emulator TMS/TDI delay from TCK_RET high, minimum TDO setup time to emulator TCK_RET high 20 ns 3 ns
There are two key timing paths to consider in the emulation design: __ __ the TCK_RET/TDI( t pr d t ck _ T M S ) path, and the TCK_RET/TDO( tp rd tck_ TDO ) path.
In each case, the worst case path delay is calculated to determine the maximum system test clock frequency.
4 -9
tp rd tck _ T DO
In this case, the TCK/TDO path is the limiting factor. One other thing to consider in this case is the TMS/TDI hold time. The minimum hold time for the emulator cable pod is 20ns, which meets the 5ns hold time of the target device. Case 2: Single/multiple processor, TMS/TDI buffered input; TCK_RET/TDO buffered output, TMS/TDI timed from TCK_RET high. tp rd tck _ T MS = td ( X T M S m ax ) + ts u (T T M S ) + 2td ( buf ma x ) = (44ns + 10ns + 2(10ns) = 74ns (13.5 MHz) = (td (T T D O ) + ts u ( X T D O m i n ) + tbu fs kew ) / tt ck fa c to r = (15ns + 3ns + 1.35 ns) / 0.4 = 58.4ns (20.7 MHz)
tp rd tck _ T DO
In this case, the TCK/TMS path is the limiting factor. The hold time on TMS/TD is also reduced by the buffer skew (1.35 ns) but still meets the minimum device hold time.
4-10
A-1
Figure A-1, Adjustable Voltage Pod Dimensions Note: All dimensions are in inches and are nominal dimensions, unless otherwise specified.
A-2
Cable
0.420
0.100
key, pin #6
pins 2,4,6,8,10,12,14
Note: All dimensions are in inches and are nominal dimensions, unless otherwise specified
A-3
A-4