MVSILICON

AU6850B USB HOST MP3 DECODER SOC

AU6850B Datasheet
USB Host MP3 Decoder SOC

Rev 0.1
Sep 11, 2008

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

DISCLAIMER

All information and data contained in this document are without any commitment, are not
to be considered as an offer for conclusion of a contract, nor shall they be construed as to
create any liability. Any new issue of this document invalidates previous issues. Product
availability and delivery are exclusively subject to our respective order confirmation form;
the same applies to orders based on development samples delivered. By this publication,
Shanghai Mountain View Silicon Technology Co. Ltd.(MVSILICON) does not assume
responsibility for patent infringements or other rights of third parties that may result from
its use.
No part of this publication may be reproduced, photocopied, stored in a retrieval system, or
translated in any form or by any means, electronic, mechanical, manual, optical, or
otherwise, without the prior written permission of Shanghai Mountain View Silicon
Technology Co. Ltd.
Shanghai Mountain View Silicon Technology Co. Ltd. assumes no responsibility for any
errors contained herein.

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

ii

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

Revision History
Data
2008-9-11

Revision
0.1

Description
initial

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

iii

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

Contents
Revision History ........................................................................................................................iii
Contents...................................................................................................................................... iv
Figures ......................................................................................................................................... v
Tables.......................................................................................................................................... vi
1. Overview................................................................................................................................. 1
1.1 Features ......................................................................................................................... 1
1.2 Chip Architecture ......................................................................................................... 1
2. System Application ................................................................................................................ 2
3. Pin Description ....................................................................................................................... 3
3.1 Pin Description ............................................................................................................. 3
4. Package.................................................................................................................................... 5
4.1 Package Diagram.......................................................................................................... 5
4.2 Package Dimension Parameter.................................................................................... 6
5. Electrical Specification .......................................................................................................... 7
5.1 Absolute Maximum Ratings (Note 1)......................................................................... 7
5.2 Recommended Operating Conditions ......................................................................... 7
5.3 Electrical Characteristics ............................................................................................. 7
Contact Information.................................................................................................................... 8

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

iv

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

Figures
Figure 1 AU6850B Functional Block Diagram................................................................ 1
Figure 2 MP3 Audio System ............................................................................................. 2
Figure 3 Package Diagram (LQFP64-10x10mm / TOP View) ....................................... 5
Figure 4 LQFP64-10x10mm Package Dimension Parameter ......................................... 6

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

Tables
Table 1 Pin Description...................................................................................................... 3
Table 2 Absolute Maximum Ratings ................................................................................ 7
Table 3 Recommended Operating Conditions.................................................................. 7
Table 4 Electrical Characteristics...................................................................................... 7

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

vi

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

1. Overview
A highly integrated SOC for MP3 player, AU6850B integrates MCU, MP3
decoder, USB Host controller, SD/MMC card controller, a 16-bit audio decoder and an
IR decoder in a single chip. Compared with traditional flash-MP3 player, AU6850B
offers a lower cost, lower power consumption, flexible and more powerful host MP3
player solution.

1.1 Features
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l

Low power 0.18um CMOS technology

Power supply 1.8V/3.3V, power consumption 85mw
Enhanced 8051, up to 10 times faster than standard 8051
Dynamic MCU running clock frequency adjustment to reduce power
consumption and EMI
USB2.0 full-speed host controller
SD/MMC card controller
Support MPEG 1/2/2.5 layer2/3 decoding, data rate 32kbps ~ 320kbps,
including VBR
Support 9 sampling frequency:
8kHz/11.025kHz/12kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz
Embedded sound equalizer
Support tag format ID3v1 and ID3v2.4
Support FAT16/FAT32 file system
Embedded 16-bit sigma-delta audio DAC
Embedded headphone amplifier
Support IR Remote control
GPIO for various purposes
Embedded LDO 3.3V->1.8V
Pin to Pin compatible with AU6850 1
Embedded 32KB OTP memory for program code storage

Note 1: Contact with MVsilicons FAE for detail.

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

1.2 Chip Architecture

Figure 1 AU6850B Functional Block Diagram

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

2. System Application
l MP3 mini audio system
LCD/LED Display

SD

MVsilicon
AU6850B
U Disc

Audio

Power
Amp

Enhanced 8051+USB Host

+SD/MMC+MP3+DAC
+IR+GPIO+LDO
12MHz

Infrared
receiver

Function keys

Figure 2 MP3 Audio System

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

3. Pin Description
AU6850B is a CMOS device. Floating level on input signals causes unstable device
operation and abnormal current consumption. Pull-up or Pull-down resistors should be used
appropriately for input or bidirectional pins.
Notation
I
O
I/O
AI
AO
PWR
GND

Description
Input
Output
Bidirectional
Analog Input
Analog Output
Power
Ground

3.1 Pin Description

Table 1 Pin Description
Pin name

Pin #

Type

Description

USB_DP
USB_DM

31
30

I/O
I/O

USB Function D+ bus

USB Function D- bus

SD_CLK
SD_CMD
SD_DAT0

36
38
39

O
I/O
I/O

SD Card clock
SD Card command line
SD Card data line

HPOUTR
HPOUTL
VREF

1
3
5

AO
AO
AI

Head phone right channel output

Head phone left channel output
Internal voltage reference

GPIO_A[1:0]
GPIO_A[4:2]
GPIO_A[6:5]
GPIO_A[7]
GPIO_B[3:0]
GPIO_B[7:4]
GPIO_C[2:0]
GPIO_C[7:3]
GPIO_D[0]
GPIO_D[2:1]

34:33
42:44
46:45
49
20:17
27:24
52:50
59:55
16
12:13

I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O

GPIO PORT, bank A

GPIO PORT, bank A
GPIO PORT, bank A
GPIO PORT, bank A
GPIO PORT, bank B
GPIO PORT, bank B
GPIO PORT, bank C
GPIO PORT, bank C
GPIO PORT, bank D
GPIO PORT, bank D

USB interface pins

CARD interface pins

DAC AUDIO interface pins

GPIO/MCU IO pins

CLK & Reset pins

XIN

12MHz Crystal oscillator input for PLL

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

XOUT
RESETN

10
15

O
I

12MHz Crystal oscillator output for PLL

System reset, active low

MOD0
MOD1
RUN

14
41
35

I
I
I

Chip run mode configure pin

Chip run mode configure pin
Chip run mode configure pin

AVDD33
AVSS
VPP
IO_VDD

4
2
48
23
32
47
21
29
37
8
22
40
7:6
11
28
54:53
64:60

PWR
GND
PWR
PWR

Analog power(3.3V)
Analog ground
OTP program power
Digital power for I/O(3.3V)

GND

Digital IO/core ground

PWR

Digital power for core(1.8V)

mod pins

Power/Ground pins

VSS
VDD
Reserved

NC

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

4. Package

64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49

NC
NC
NC
NC
NC
GP_C7
GP_C6
GP_C5
GP_C4
GP_C3
NC
NC
GP_C2
GP_C1
GP_C0
GP_A7

4.1 Package Diagram

HPOUTR
AVSS
HPOUTL
AVDD33
VREF
NC
NC

48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33

MVSILICON
AU6850B

VPP
VDD33
GP_A6
GP_A5
GP_A2
GP_A3
GP_A4
MOD1
VDD18
SD_DAT0
SD_CMD
VSS
SD_CLK
RUN
GP_A1
GP_A0

DP
VDD33

GP_B0
GP_B1
GP_B2
GP_B3
VSS
VDD18
VDD33
GP_B4
GP_B5
GP_B6
GP_B7
NC
VSS
DM

17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

VDD18
XIN
XOUT
NC
GP_D2
GP_D1
MOD0
ResetN
GP_D0

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

Figure 3 Package Diagram (LQFP64-10x10mm / TOP View)

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

4.2 Package Dimension Parameter

Figure 4 LQFP64-10x10mm Package Dimension Parameter

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

5. Electrical Specification
5.1 Absolute Maximum Ratings (Note 1)
Table 2 Absolute Maximum Ratings
Parameter
Power Supply Voltage (IO)
Power Supply Voltage (Core)
Power Supply Voltage (DAC)
Storage Temperature

Symbol
VCC_IO_AB
VCC_CORE_AB
VCC_DAC_AB
TEMP_STG

Rating
-0.5 to 4.6
0 to 2
-0.3 to 3.6
-65 to 150

Unit
V
V
V
C

5.2 Recommended Operating Conditions

Table 3 Recommended Operating Conditions
Parameter
Power Supply Voltage (IO)
Power Supply Voltage (Core)
Power Supply Voltage (DAC)
Input Voltage (digital)
Operating Free Air Temperature

Symbol
VCC_IO_OP
VCC_CORE_OP
VCC_DAC_OP
VIN
TEMP_OPR

Min
3
1.62
3.0
-0.3
-10

Typ
3.3
1.8
3.3

Max
3.6
1.98
3.6
5.5
70

Unit
V
V
V
V
C

5.3 Electrical Characteristics

Table 4 Electrical Characteristics
Symbol
VIH
VIL
VOH
VOL
IL
P_PLAY

Parameter
Input High Voltage
Input Low Voltage
Output high voltage
Output low voltage
Input leakage current
Power consumption when
playing

Condition
@IOH=2mA
@IOL=2mA

Min
2.0
-0.3
2.4

Typ

0.4
10

-10
Playing mode

Max
5.5
0.8

85

Unit
V
V
V
V
uA
mW

Note:
1.

Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They
are not meant to imply that the device should be operated at these limits.

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com

MVSILICON

AU6850B USB HOST MP3 DECODER SOC

Contact Information
Shanghai Mountain View Silicon Technology Co Ltd
Shanghai Headquarter:
Suite 403, Jinying Tower A, 1518 Minsheng Road, Pudong New Area,
Shanghai, P.R. China
Zip code: 200135
Tel: 86-21-68549851
Fax: 86-21-68549859
Shenzhen Sales & Technical Support Office:
Suite 8C Olympic Plaza, Shangbao Road, Futian District,
Shenzhen, Guangdong, P.R. China
Zip code: 518034
Tel: 86-755-83522955
Fax: 86-755-83522957
Email: support@mvsilicon.com
Website: http://www.mvsilicon.com

Shanghai Mountain View Silicon Technology Co Ltd

http://www.mvsilicon.com