8 0 5 1 C o R E: 100MIPS, 128K Flash, 12-Bit ADC, 100-Pin MCU
8 0 5 1 C o R E: 100MIPS, 128K Flash, 12-Bit ADC, 100-Pin MCU
ANALOG PERIPHERALS
-
12-bit ADC
1LSB INL; No Missing Codes
Programmable Throughput up to 100ksps
Eight External Inputs; Programmable as Single-Ended or
Differential
Programmable Amplifier Gain: 16, 8, 4, 2, 1, 0.5
Data Dependent Windowed Interrupt Generator
Built-in Temperature Sensor ( 3C)
8-bit ADC
1LSB INL; No Missing Codes
Programmable Throughput up to 500ksps
Eight External Inputs
Programmable Amplifier Gain: 4, 2, 1, 0.5
Two 12-bit DACs
Can Synchronize Outputs to Timers for Jitter-Free Waveform
Generation
Two Comparators
Internal Voltage Reference
VDD Monitor/Brown-out Detector
On-Chip Debug Circuitry Facilitates Full Speed, Non-Intrusive InSystem Debug (No Emulator Required!)
Provides Breakpoints, Single Stepping, Watchpoints, Stack Monitor
Inspect/Modify Memory and Registers
Superior Performance to Emulation Systems Using ICE-Chips,
Target Pods, and Sockets
IEEE1149.1 Compliant Boundary Scan
Low Cost, Complete Development Kit
VDD
VDD
VDD
DGND
DGND
DGND
Digital Power
AV+
AV+
AGND
AGND
Analog Power
TCK
TMS
TDI
TDO
Boundary Scan
JTAG
Logic
Debug HW
XTAL1
XTAL2
VDD
Monitor
WDT
External
Oscillator
Circuit
System
Clock
Internal
2%
Oscillator
N/M
PLL
DIGITAL PERIPHERALS
-
CLOCK SOURCES
-
100-Pin TQFP
Temperature Range: 40C to +85C
UART0
UART1
256 Byte
Branch
Target Buffer
Prefetch
HW
32
C
o
r
e
MEMORY
SFR Bus
Reset
/RST
MONEN
8
0
5
1
128kB
FLASH
256 B
RAM
C
R
O
S
S
B
A
R
SMBus
SPI Bus
6 Chnl
PCA
Timers
0, 1, 2, 4
Timer 3
P0, P1,
P2, P3
Latches
ADC
500ksps
(8-Bit)
16 x 16 Mult/Acc
(2-cycle)
C
T
L
VREF0
AIN0.0
AIN0.1
AIN0.2
AIN0.3
AIN0.4
AIN0.5
AIN0.6
AIN0.7
A
M
U
X
Prog
Gain
TEMP
SENSOR
CP0+
CP0
CP0-
CP1+
P1.0/AIN1.0
P2
Drv
P2.0
P3
Drv
P3.0
P1.7/AIN1.7
P2.7
P3.7
Prog
Gain
A
M 8:1
U
X
P4.0
Bus Control
DAC0
(12-Bit)
DAC0
P1
Drv
P0.7
DAC1
(12-Bit)
DAC1
P0.0
VREF1
8kB
XRAM
VREF
VREF
VREFD
P0
Drv
ADC
100ksps
(12-Bit)
Address Bus
Data Bus
A
d
d
r
D
a
t
a
P4 Latch
P4
DRV
P4.4
P4.5/ALE
P4.6/RD
P4.7/WR
P5 Latch
P5
DRV
P5.0/A0
P6 Latch
P6
DRV
P6.0/A8
P7
DRV
P7.0/D0
P7 Latch
P5.7/A7
P6.7/A15
P7.7/D7
CP1
CP1-
9.2.2003
C8051F120
PACKAGE INFORMATION
MAX
UNITS
3.6
100
V
mA
mA
A
A
A
MHz
25.0
100
MHz
MHz
1
1
100
1
bits
LSB
LSB
dB
ksps
bits
LSB
S
D1
A1 0.05
1.20
0.15
E1
16.00
D1
14.00
0.50
16.00
E1
14.00
100
PIN 1
DESIGNATOR
A2
1
e
A
b
A1
SMBus is a trademark of Intel Corp.; I2C is a trademark of Philips Semiconductors, Inc.; SPI is a trademark of Motorola, Inc.