UC3842B, UC3843B,

UC2842B, UC2843B,
NCV3843BV

High Performance Current

Mode Controllers
The UC3842B, UC3843B series are high performance fixed http://onsemi.com
frequency current mode controllers. They are specifically designed for
Off−Line and DC−DC converter applications offering the designer a
cost−effective solution with minimal external components. These PDIP−8
integrated circuits feature a trimmed oscillator for precise duty cycle N SUFFIX
control, a temperature compensated reference, high gain error CASE 626
amplifier, current sensing comparator, and a high current totem pole 8
output ideally suited for driving a power MOSFET. 1
Also included are protective features consisting of input and
reference undervoltage lockouts each with hysteresis, cycle−by−cycle
SOIC−14
current limiting, programmable output deadtime, and a latch for single D SUFFIX
14
pulse metering. CASE 751A
These devices are available in an 8−pin dual−in−line and surface 1
mount (SOIC−8) plastic package as well as the 14−pin plastic surface
mount (SOIC−14). The SOIC−14 package has separate power and
SOIC−8
ground pins for the totem pole output stage. 8 D1 SUFFIX
The UCX842B has UVLO thresholds of 16 V (on) and 10 V (off), CASE 751
ideally suited for off−line converters. The UCX843B is tailored for 1
lower voltage applications having UVLO thresholds of 8.5 V (on) and
7.6 V (off).
Features PIN CONNECTIONS
• Trimmed Oscillator for Precise Frequency Control Compensation 1 8 Vref
• Oscillator Frequency Guaranteed at 250 kHz Voltage Feedback 2 7 VCC
• Current Mode Operation to 500 kHz Current Sense 3 6 Output
• Automatic Feed Forward Compensation RT/CT 4 5 GND

• Latching PWM for Cycle−By−Cycle Current Limiting (Top View)

• Internally Trimmed Reference with Undervoltage Lockout
Compensation 1 14 Vref
• High Current Totem Pole Output NC 2 13 NC
• Undervoltage Lockout with Hysteresis Voltage Feedback 3 12 VCC
• Low Startup and Operating Current NC 4 11 VC
• Pb−Free Packages are Available Current Sense 5 10 Output
NC 6 9 GND
VCC 7(12)
RT/CT 7 8 Power Ground
Vref VCC
5.0V (Top View)
Undervoltage
Reference
8(14) R Lockout

Vref VC
R Undervoltage
ORDERING INFORMATION
Lockout 7(11) See detailed ordering and shipping information in the package
dimensions section on page 17 of this data sheet.
RT/CT Output
Oscillator
4(7) Latching 6(10)
Power DEVICE MARKING INFORMATION
Voltage PWM
Feedback Ground See general marking information in the device marking
+
Input − 5(8) section on page 19 of this data sheet.
2(3) Error Current
Output Amplifier Sense
Compensation 3(5) Input
1(1)
GND 5(9)
Pin numbers in parenthesis are for the D suffix SOIC−14 package.
Figure 1. Simplified Block Diagram

© Semiconductor Components Industries, LLC, 2007 1 Publication Order Number:

February, 2007 − Rev. 9 UC3842B/D
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

MAXIMUM RATINGS
Rating Symbol Value Unit
Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec) VCC, VC 30 V
Total Power Supply and Zener Current (ICC + IZ) 30 mA
Output Current, Source or Sink IO 1.0 A
Output Energy (Capacitive Load per Cycle) W 5.0 mJ
Current Sense and Voltage Feedback Inputs Vin − 0.3 to + 5.5 V
Error Amp Output Sink Current IO 10 mA
Power Dissipation and Thermal Characteristics
D Suffix, Plastic Package, SOIC−14 Case 751A
Maximum Power Dissipation @ TA = 25°C PD 862 mW
Thermal Resistance, Junction−to−Air RqJA 145 °C/W
D1 Suffix, Plastic Package, SOIC−8 Case 751
Maximum Power Dissipation @ TA = 25°C PD 702 mW
Thermal Resistance, Junction−to−Air RqJA 178 °C/W
N Suffix, Plastic Package, Case 626
Maximum Power Dissipation @ TA = 25°C PD 1.25 W
Thermal Resistance, Junction−to−Air RqJA 100 °C/W
Operating Junction Temperature TJ +150 °C
Operating Ambient Temperature TA °C
UC3842B, UC3843B 0 to 70
UC2842B, UC2843B − 25 to + 85
UC3842BV, UC3843BV −40 to +105
NCV3843BV −40 to +125
Storage Temperature Range Tstg − 65 to +150 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.

http://onsemi.com
2
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 1], RT = 10 k, CT = 3.3 nF. For typical values TA = 25°C, for min/max values
TA is the operating ambient temperature range that applies [Note 2], unless otherwise noted.)
UC284XB UC384XB, XBV
Characteristics Symbol Min Typ Max Min Typ Max Unit
REFERENCE SECTION
Reference Output Voltage (IO = 1.0 mA, TJ = 25°C) Vref 4.95 5.0 5.05 4.9 5.0 5.1 V
Line Regulation (VCC = 12 V to 25 V) Regline − 2.0 20 − 2.0 20 mV
Load Regulation (IO = 1.0 mA to 20 mA) Regload − 3.0 25 − 3.0 25 mV
Temperature Stability TS − 0.2 − − 0.2 − mV/°C
Total Output Variation over Line, Load, and Temperature Vref 4.9 − 5.1 4.82 − 5.18 V
Output Noise Voltage (f = 10 Hz to 10 kHz, TJ = 25°C) Vn − 50 − − 50 − mV
Long Term Stability (TA = 125°C for 1000 Hours) S − 5.0 − − 5.0 − mV
Output Short Circuit Current ISC − 30 − 85 −180 − 30 − 85 −180 mA
OSCILLATOR SECTION
Frequency fOSC kHz
TJ = 25°C 49 52 55 49 52 55
TA = Tlow to Thigh 48 − 56 48 − 56
TJ = 25°C (RT = 6.2 k, CT = 1.0 nF) 225 250 275 225 250 275
Frequency Change with Voltage (VCC = 12 V to 25 V) DfOSC/DV − 0.2 1.0 − 0.2 1.0 %
Frequency Change with Temperature, TA = Tlow to Thigh DfOSC/DT − 1.0 − − 0.5 − %
Oscillator Voltage Swing (Peak−to−Peak) VOSC − 1.6 − − 1.6 − V
Discharge Current (VOSC = 2.0 V) Idischg mA
TJ = 25°C, TA = Tlow to Thigh 7.8 8.3 8.8 7.8 8.3 8.8
UC284XB, UC384XB 7.5 − 8.8 7.6 − 8.8
TA = Tlow to Thigh UC384XBV − − − 7.2 − 8.8

ERROR AMPLIFIER SECTION

Voltage Feedback Input (VO = 2.5 V) VFB 2.45 2.5 2.55 2.42 2.5 2.58 V
Input Bias Current (VFB = 5.0 V) IIB − − 0.1 −1.0 − − 0.1 − 2.0 mA
Open Loop Voltage Gain (VO = 2.0 V to 4.0 V) AVOL 65 90 − 65 90 − dB
Unity Gain Bandwidth (TJ = 25°C) BW 0.7 1.0 − 0.7 1.0 − MHz
Power Supply Rejection Ratio (VCC = 12 V to 25 V) PSRR 60 70 − 60 70 − dB
Output Current mA
Sink (VO = 1.1 V, VFB = 2.7 V) ISink 2.0 12 − 2.0 12 −
Source (VO = 5.0 V, VFB = 2.3 V) ISource − 0.5 −1.0 − − 0.5 −1.0 −
Output Voltage Swing V
High State (RL = 15 k to ground, VFB = 2.3 V) VOH 5.0 6.2 − 5.0 6.2 −
Low State (RL = 15 k to Vref, VFB = 2.7 V) VOL
UC284XB, UC384XB − 0.8 1.1 − 0.8 1.1
UC384XBV − − − − 0.8 1.2

CURRENT SENSE SECTION

Current Sense Input Voltage Gain (Notes 3 and 4) AV V/V
UC284XB, UC384XB 2.85 3.0 3.15 2.85 3.0 3.15
UC384XBV − − − 2.85 3.0 3.25
Maximum Current Sense Input Threshold (Note 3) Vth V
UC284XB, UC384XB 0.9 1.0 1.1 0.9 1.0 1.1
UC384XBV − − − 0.85 1.0 1.1
Power Supply Rejection Ratio (VCC = 12 V to 25 V, Note 3) PSRR − 70 − − 70 − dB
Input Bias Current IIB − − 2.0 −10 − − 2.0 −10 mA
Propagation Delay (Current Sense Input to Output) tPLH(In/Out) − 150 300 − 150 300 ns
1. Adjust VCC above the Startup threshold before setting to 15 V.
2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
Tlow = 0°C for UC3842B, UC3843B; −25°C for UC2842B, UC2843B; −40°C for UC3842BV, UC3843BV
Thigh = +70°C for UC3842B, UC3843B; +85°C for UC2842B, UC2843B; +105°C for UC3842BV, UC3843BV
NCV3843BV: Tlow = −40°C, Thigh = +105°C. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and
change control.
3. This parameter is measured at the latch trip point with VFB = 0 V.
4. Comparator gain is defined as: AV DV Output Compensation
DV Current Sense Input

http://onsemi.com
3
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 5], RT = 10 k, CT = 3.3 nF. For typical values TA = 25°C, for min/max values
TA is the operating ambient temperature range that applies [Note 6], unless otherwise noted.)
UC284XB UC384XB, XBV
Characteristics Symbol Min Typ Max Min Typ Max Unit
OUTPUT SECTION
Output Voltage V
Low State (ISink = 20 mA) VOL − 0.1 0.4 − 0.1 0.4
(ISink = 200 mA) UC284XB, UC384XB − 1.6 2.2 − 1.6 2.2
UC384XBV − − − − 1.6 2.3
High State (ISource = 20 mA) UC284XB, UC384XB VOH 13 13.5 − 13 13.5 −
UC384XBV − − − 12.9 13.5 −
12 13.4 − 12 13.4 −
(ISource = 200 mA)
Output Voltage with UVLO Activated (VCC = 6.0 V, ISink = 1.0 mA) VOL(UVLO) − 0.1 1.1 − 0.1 1.1 V
Output Voltage Rise Time (CL = 1.0 nF, TJ = 25°C) tr − 50 150 − 50 150 ns
Output Voltage Fall Time (CL = 1.0 nF, TJ = 25°C) tf − 50 150 − 50 150 ns
UNDERVOLTAGE LOCKOUT SECTION
Startup Threshold (VCC) Vth V
UCX842B, BV 15 16 17 14.5 16 17.5
UCX843B, BV 7.8 8.4 9.0 7.8 8.4 9.0

Minimum Operating Voltage After Turn−On (VCC) VCC(min) V

UCX842B, BV 9.0 10 11 8.5 10 11.5
UCX843B, BV 7.0 7.6 8.2 7.0 7.6 8.2

PWM SECTION
Duty Cycle %
Maximum UC284XB, UC384XB DC(max) 94 96 − 94 96 −
Maximum UC384XBV − − − 93 96 −
Minimum DC(min) − − 0 − − 0

TOTAL DEVICE
Power Supply Current ICC + IC mA
Startup (VCC = 6.5 V for UCX843B, − 0.3 0.5 − 0.3 0.5
Startup VCC 14 V for UCX842B, BV)
(Note 5) − 12 17 − 12 17

Power Supply Zener Voltage (ICC = 25 mA) VZ 30 36 − 30 36 − V

5. Adjust VCC above the Startup threshold before setting to 15 V.
6. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
Tlow = 0°C for UC3842B, UC3843B; −25°C for UC2842B, UC2843B; −40°C for UC3842BV, UC3843BV
Thigh = +70°C for UC3842B, UC3843B; +85°C for UC2842B, UC2843B; +105°C for UC3842BV, UC3843BV
NCV3843BV: Tlow = −40°C, Thigh = +125°C. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and
change control.

http://onsemi.com
4
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

80 100
1. CT = 10 nF 4

% DT, PERCENT OUTPUT DEADTIME

50
50 2. CT = 5.0 nF
R T, TIMING RESISTOR (k Ω)

3. CT = 2.0 nF 3
4. CT = 1.0 nF 2
20
20 5. CT = 500 pF
6. CT = 200 pF 1
8.0 10 7. CT = 100 pF 7
6
5.0 5
5.0

2.0 VCC = 15 V
TA = 25°C 2.0 VCC = 15 V
TA = 25°C
0.8 1.0
10 k 20 k 50 k 100 k 200 k 500 k 1.0 M 10 k 20 k 50 k 100 k 200 k 500 k 1.0 M
fOSC, OSCILLATOR FREQUENCY (kHz) fOSC, OSCILLATOR FREQUENCY (kHz)

Freq + 1 Where: Vosc = 1.7 V

ǒCt Vosc
IRt
Ǔ ) ǒCt Idis*I
Vosc Ǔ
Rt
IRt = Vref/Rt
Idis = 8.3 mA
Figure 2. Timing Resistor Figure 3. Output Deadtime
versus Oscillator Frequency versus Oscillator Frequency

D max , MAXIMUM OUTPUT DUTY CYCLE (%)

9.0 100
I dischg , DISCHARGE CURRENT (mA)

VCC = 15 V
VOSC = 2.0 V 90
8.5
80 Idischg = 7.5 mA

8.0 70

60 Idischg = 8.8 mA
VCC = 15 V
7.5 CT = 3.3 nF
50 TA = 25°C

7.0 40
−55 −25 0 25 50 75 100 125 0.8 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0
TA, AMBIENT TEMPERATURE (°C) RT, TIMING RESISTOR (kW)
Figure 4. Oscillator Discharge Current Figure 5. Maximum Output Duty Cycle
versus Temperature versus Timing Resistor

2.55 V VCC = 15 V VCC = 15 V

3.0 V
AV = −1.0 AV = −1.0
TA = 25°C TA = 25°C
20 mV/DIV

20 mV/DIV

2.50 V
2.5 V

2.45 V
2.0 V

0.5 ms/DIV 1.0 ms/DIV

Figure 6. Error Amp Small Signal Figure 7. Error Amp Large Signal
Transient Response Transient Response

http://onsemi.com
5
UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

http://onsemi.com
6
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

Vth, CURRENT SENSE INPUT THRESHOLD (V)

100 0 1.2
A VOL , OPEN LOOP VOLTAGE GAIN (dB) VCC = 15 V VCC = 15 V
VO = 2.0 V to 4.0 V

φ, EXCESS PHASE (DEGREES)

80 RL = 100 K 30 1.0
Gain
TA = 25°C
60 60 0.8
TA = 25°C

40 90 0.6
Phase TA = 125°C
20 120 0.4 TA = −55°C

0 150 0.2

−20 180 0
10 100 1.0 k 10 k 100 k 1.0 M 10 M 0 2.0 4.0 6.0 8.0
f, FREQUENCY (Hz) VO, ERROR AMP OUTPUT VOLTAGE (V)
Figure 8. Error Amp Open Loop Gain and Figure 9. Current Sense Input Threshold
Phase versus Frequency versus Error Amp Output Voltage

ÄÄÄÄ
I SC , REFERENCE SHORT CIRCUIT CURRENT (mA)
Δ Vref , REFERENCE VOLTAGE CHANGE (mV)

ÄÄÄÄ ÄÄÄÄ
0 110
VCC = 15 V
VCC = 15 V
RL ≤ 0.1 W
−4.0

ÄÄÄ
−8.0 90

−12
ÄÄÄÄ ÄÄÄ
TA = 125°C
TA = −55°C

ÄÄÄÄ
−16 70

ÄÄÄÄ
−20 TA = 25°C

−24 50
0 20 40 60 80 100 120 −55 −25 0 25 50 75 100 125
Iref, REFERENCE SOURCE CURRENT (mA) TA, AMBIENT TEMPERATURE (°C)
Figure 10. Reference Voltage Change Figure 11. Reference Short Circuit Current
versus Source Current versus Temperature
Δ V O , OUTPUT VOLTAGE CHANGE (2.0 mV/DIV)

Δ V O , OUTPUT VOLTAGE CHANGE (2.0 mV/DIV)

VCC = 15 V VCC = 12 V to 25
IO = 1.0 mA to 20 mA TA = 25°C
TA = 25°C

2.0 ms/DIV 2.0 ms/DIV

Figure 12. Reference Load Regulation Figure 13. Reference Line Regulation

http://onsemi.com
7
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

ÄÄÄ ÄÄÄÄÄ
ÄÄÄÄ ÄÄÄÄÄ
ÄÄÄÄÄ
ÄÄÄÄÄ
0
Vsat, OUTPUT SATURATION VOLTAGE (V) Source Saturation VCC = 15 V

ÄÄÄÄ ÄÄÄÄÄ
VCC (Load to Ground) 80 ms Pulsed Load
−1.0 TA = 25°C 120 Hz Rate VCC = 15 V

ÄÄÄÄ
90% CL = 1.0 nF
−2.0

ÄÄÄÄ
TA = 25°C
TA = −55°C

ÄÄÄ
ÄÄÄ ÄÄÄ
3.0
TA = −55°C

ÄÄÄÄ ÄÄÄ
2.0
TA = 25°C
1.0

0
0
ÄÄÄÄ ÄÄ200
Sink Saturation
(Load to VCC)
400
GND

600 800
10%

IO, OUTPUT LOAD CURRENT (mA) 50 ns/DIV

Figure 14. Output Saturation Voltage Figure 15. Output Waveform

versus Load Current
V O , OUTPUT VOLTAGE

25

VCC = 30 V

I CC , SUPPLY CURRENT (mA)

CL = 15 pF 20
TA = 25°C 20 V/DIV
15

ÄÄÄÄ
ÄÄÄÄ
10
I CC , SUPPLY CURRENT

RT = 10 k

UCX843B
ÄÄÄÄ
UCX842B
CT = 3.3 nF
100 mA/DIV

ÄÄÄÄ
5 VFB = 0 V
ISense = 0 V
TA = 25°C
0
0 10 20 30 40
100 ns/DIV VCC, SUPPLY VOLTAGE (V)

Figure 16. Output Cross Conduction Figure 17. Supply Current versus Supply Voltage

PIN FUNCTION DESCRIPTION

8−Pin 14−Pin Function Description
1 1 Compensation This pin is the Error Amplifier output and is made available for loop compensation.
2 3 Voltage This is the inverting input of the Error Amplifier. It is normally connected to the switching power
Feedback supply output through a resistor divider.
3 5 Current A voltage proportional to inductor current is connected to this input. The PWM uses this
Sense information to terminate the output switch conduction.
4 7 RT/CT The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor
RT to Vref and capacitor CT to ground. Operation to 500 kHz is possible.
5 GND This pin is the combined control circuitry and power ground.
6 10 Output This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced
and sunk by this pin.
7 12 VCC This pin is the positive supply of the control IC.
8 14 Vref This is the reference output. It provides charging current for capacitor CT through resistor RT.
8 Power This pin is a separate power ground return that is connected back to the power source. It is used
Ground to reduce the effects of switching transient noise on the control circuitry.
11 VC The Output high state (VOH) is set by the voltage applied to this pin. With a separate power
source connection, it can reduce the effects of switching transient noise on the control circuitry.
9 GND This pin is the control circuitry ground return and is connected back to the power source ground.
2,4,6,1 NC No connection. These pins are not internally connected.
3

http://onsemi.com
8
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

OPERATING DESCRIPTION

The UC3842B, UC3843B series are high performance, This occurs when the power supply is operating and the load
fixed frequency, current mode controllers. They are is removed, or at the beginning of a soft−start interval
specifically designed for Off−Line and DC−to−DC (Figures 24, 25). The Error Amp minimum feedback
converter applications offering the designer a cost−effective resistance is limited by the amplifier’s source current
solution with minimal external components. A (0.5 mA) and the required output voltage (VOH) to reach the
representative block diagram is shown in Figure 18. comparator’s 1.0 V clamp level:
3.0 (1.0 V) + 1.4 V
Oscillator Rf(min) ≈ = 8800 W
0.5 mA
The oscillator frequency is programmed by the values
selected for the timing components RT and CT. Capacitor CT Current Sense Comparator and PWM Latch
is charged from the 5.0 V reference through resistor RT to The UC3842B, UC3843B operate as a current mode
approximately 2.8 V and discharged to 1.2 V by an internal controller, whereby output switch conduction is initiated by
current sink. During the discharge of CT, the oscillator the oscillator and terminated when the peak inductor current
generates an internal blanking pulse that holds the center reaches the threshold level established by the Error
input of the NOR gate high. This causes the Output to be in Amplifier Output/Compensation (Pin 1). Thus the error
a low state, thus producing a controlled amount of output signal controls the peak inductor current on a
deadtime. Figure 2 shows RT versus Oscillator Frequency cycle−by−cycle basis. The Current Sense Comparator PWM
and Figure 3, Output Deadtime versus Frequency, both for Latch configuration used ensures that only a single pulse
given values of CT. Note that many values of RT and CT will appears at the Output during any given oscillator cycle. The
give the same oscillator frequency but only one combination inductor current is converted to a voltage by inserting the
will yield a specific output deadtime at a given frequency. ground−referenced sense resistor RS in series with the
The oscillator thresholds are temperature compensated to source of output switch Q1. This voltage is monitored by the
within ±6% at 50 kHz. Also because of industry trends Current Sense Input (Pin 3) and compared to a level derived
moving the UC384X into higher and higher frequency from the Error Amp Output. The peak inductor current under
applications, the UC384XB is guaranteed to within ±10% at normal operating conditions is controlled by the voltage at
250 kHz. These internal circuit refinements minimize pin 1 where:
variations of oscillator frequency and maximum output duty
V(Pin 1) − 1.4 V
cycle. The results are shown in Figures 4 and 5. Ipk =
3 RS
In many noise−sensitive applications it may be desirable
to frequency−lock the converter to an external system clock. Abnormal operating conditions occur when the power
This can be accomplished by applying a clock signal to the supply output is overloaded or if output voltage sensing is
circuit shown in Figure 21. For reliable locking, the lost. Under these conditions, the Current Sense Comparator
free−running oscillator frequency should be set about 10% threshold will be internally clamped to 1.0 V. Therefore the
less than the clock frequency. A method for multi−unit maximum peak switch current is:
synchronization is shown in Figure 22. By tailoring the 1.0 V
Ipk(max) =
clock waveform, accurate Output duty cycle clamping can RS
be achieved. When designing a high power switching regulator it
becomes desirable to reduce the internal clamp voltage in
Error Amplifier
order to keep the power dissipation of RS to a reasonable
A fully compensated Error Amplifier with access to the
level. A simple method to adjust this voltage is shown in
inverting input and output is provided. It features a typical
Figure 23. The two external diodes are used to compensate
DC voltage gain of 90 dB, and a unity gain bandwidth of
the internal diodes, yielding a constant clamp voltage over
1.0 MHz with 57 degrees of phase margin (Figure 8). The
temperature. Erratic operation due to noise pickup can result
non−inverting input is internally biased at 2.5 V and is not
if there is an excessive reduction of the Ipk(max) clamp
pinned out. The converter output voltage is typically divided
voltage.
down and monitored by the inverting input. The maximum
A narrow spike on the leading edge of the current
input bias current is −2.0 mA which can cause an output
waveform can usually be observed and may cause the power
voltage error that is equal to the product of the input bias
supply to exhibit an instability when the output is lightly
current and the equivalent input divider source resistance.
loaded. This spike is due to the power transformer
The Error Amp Output (Pin 1) is provided for external
interwinding capacitance and output rectifier recovery time.
loop compensation (Figure 32). The output voltage is offset
The addition of an RC filter on the Current Sense Input with
by two diode drops (≈1.4 V) and divided by three before it
a time constant that approximates the spike duration will
connects to the non−inverting input of the Current Sense
usually eliminate the instability (refer to Figure 27).
Comparator. This guarantees that no drive pulses appear at
the Output (Pin 6) when pin 1 is at its lowest state (VOL).

http://onsemi.com
9
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

VCC Vin

VCC 7(12)

36V
Vref Reference
Regulator
8(14) VCC + (See
R Text) VC
Internal UVLO −
RT 2.5V Bias
R 7(11)
+
3.6V Vref
−
UVLO Output Q1
Oscillator
CT 4(7) 6(10)
+ 1.0mA
S
Power Ground
Voltage 2R Q
Feedback R PWM
5(8)
Input 2(3) R Latch
Error 1.0V Current Sense Input
Amplifier
Output/
Compensation 1(1) Current Sense 3(5)
Comparator RS

GND 5(9)

Pin numbers adjacent to terminals are for the 8−pin dual−in−line package. = Sink Only Positive True Logic
Pin numbers in parenthesis are for the D suffix SOIC−14 package.

Figure 18. Representative Block Diagram

Capacitor CT

Latch
Set" Input

Output/
Compensation

Current Sense
Input
Latch
Reset" Input

Output

Large RT/Small CT Small RT/Large CT

Figure 19. Timing Diagram

http://onsemi.com
10
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

Undervoltage Lockout Design Considerations

Two undervoltage lockout comparators have been Do not attempt to construct the converter on
incorporated to guarantee that the IC is fully functional wire−wrap or plug−in prototype boards. High frequency
before the output stage is enabled. The positive power circuit layout techniques are imperative to prevent
supply terminal (VCC) and the reference output (Vref) are pulse−width jitter. This is usually caused by excessive noise
each monitored by separate comparators. Each has built−in pick−up imposed on the Current Sense or Voltage Feedback
hysteresis to prevent erratic output behavior as their inputs. Noise immunity can be improved by lowering circuit
respective thresholds are crossed. The VCC comparator impedances at these points. The printed circuit layout should
upper and lower thresholds are 16 V/10 V for the UCX842B, contain a ground plane with low−current signal and
and 8.4 V/7.6 V for the UCX843B. The Vref comparator high−current switch and output grounds returning on
upper and lower thresholds are 3.6 V/3.4 V. The large separate paths back to the input filter capacitor. Ceramic
hysteresis and low startup current of the UCX842B makes bypass capacitors (0.1 mF) connected directly to VCC, VC,
it ideally suited in off−line converter applications where and Vref may be required depending upon circuit layout.
efficient bootstrap startup techniques are required This provides a low impedance path for filtering the high
(Figure 34). The UCX843B is intended for lower voltage frequency noise. All high current loops should be kept as
DC−to−DC converter applications. A 36 V Zener is short as possible using heavy copper runs to minimize
connected as a shunt regulator from VCC to ground. Its radiated EMI. The Error Amp compensation circuitry and
purpose is to protect the IC from excessive voltage that can the converter output voltage divider should be located close
occur during system startup. The minimum operating to the IC and as far as possible from the power switch and
voltage (VCC) for the UCX842B is 11 V and 8.2 V for the other noise−generating components.
UCX843B. Current mode converters can exhibit subharmonic
These devices contain a single totem pole output stage that oscillations when operating at a duty cycle greater than 50%
was specifically designed for direct drive of power with continuous inductor current. This instability is
MOSFETs. It is capable of up to ±1.0 A peak drive current independent of the regulator’s closed loop characteristics
and has a typical rise and fall time of 50 ns with a 1.0 nF load. and is caused by the simultaneous operating conditions of
Additional internal circuitry has been added to keep the fixed frequency and peak current detecting. Figure 20A
Output in a sinking mode whenever an undervoltage lockout shows the phenomenon graphically. At t0, switch
is active. This characteristic eliminates the need for an conduction begins, causing the inductor current to rise at a
external pull−down resistor. slope of m1. This slope is a function of the input voltage
The SOIC−14 surface mount package provides separate divided by the inductance. At t1, the Current Sense Input
pins for VC (output supply) and Power Ground. Proper reaches the threshold established by the control voltage.
implementation will significantly reduce the level of This causes the switch to turn off and the current to decay at
switching transient noise imposed on the control circuitry. a slope of m2, until the next oscillator cycle. The unstable
This becomes particularly useful when reducing the Ipk(max) condition can be shown if a perturbation is added to the
clamp level. The separate VC supply input allows the control voltage, resulting in a small DI (dashed line). With
designer added flexibility in tailoring the drive voltage a fixed oscillator period, the current decay time is reduced,
independent of VCC. A Zener clamp is typically connected and the minimum current at switch turn−on (t2) is increased
to this input when driving power MOSFETs in systems by DI + DI m2/m1. The minimum current at the next cycle
where VCC is greater than 20 V. Figure 26 shows proper (t3) decreases to (DI + DI m2/m1) (m2/m1). This perturbation
power and control ground connections in a current−sensing is multiplied by m2/m1 on each succeeding cycle, alternately
power MOSFET application. increasing and decreasing the inductor current at switch
turn−on. Several oscillator cycles may be required before
Reference the inductor current reaches zero causing the process to
The 5.0 V bandgap reference is trimmed to ±1.0% commence again. If m2/m1 is greater than 1, the converter
tolerance at TJ = 25°C on the UC284XB, and ±2.0% on the will be unstable. Figure 20B shows that by adding an
UC384XB. Its primary purpose is to supply charging current artificial ramp that is synchronized with the PWM clock to
to the oscillator timing capacitor. The reference has short− the control voltage, the DI perturbation will decrease to zero
circuit protection and is capable of providing in excess of on succeeding cycles. This compensating ramp (m3) must
20 mA for powering additional control system circuitry. have a slope equal to or slightly greater than m2/2 for
stability. With m2/2 slope compensation, the average
inductor current follows the control voltage, yielding true
current mode operation. The compensating ramp can be
derived from the oscillator and added to either the Voltage
Feedback or Current Sense inputs (Figure 33).

http://onsemi.com
11
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

(A)
DI

Control Voltage
m1 m2
Inductor
Current Dl ) Dl m2
m1
Dl ) Dl m2 m2
Vref
m1 m1
8(14)
Oscillator Period R
Bias
RT
t0 t1 t2 t3 R

(B) External Osc

Sync 4(7)
Control Voltage Input
CT +
m3 0.01
2R

DI R
m1 47 2(3) EA

m2
Inductor
1(1)
Current
5(9)
Oscillator Period
The diode clamp is required if the Sync amplitude is large enough to cause the bottom
t4 t5 t6 side of CT to go more than 300 mV below ground.

Figure 20. Continuous Current Waveforms Figure 21. External Clock Synchronization

VCC Vin

7(12)

5.0V Ref
8(14) R +
8(14) Bias −
R
RA Bias R 7(11)
+
8 4 R −
Q1
RB
5.0k Osc
6 3 4(7) 6(10)
Osc + VClamp
R 4(7) R2 S
1.0 mA
5 + Q
5.0k Q
7 R
2 2R EA 2R 5(8)
S 2(3) R
1.0V Comp/Latch
5.0k 2(3) R
C MC1455 EA 3(5)
1(1) RS
1 R1 5(9)
1(1)

To Additional 5(9) VClamp ≈

1.67
+ 0.33x10−3 ǒR1R)1R2R2Ǔ Where: 0 ≤ VClamp ≤ 1.0 V

1.44 RB
UCX84XBs ǒ R2
R1
)1 Ǔ VClamp
f + D(max) + Ipk(max) [
(RA ) 2RB)C RA ) 2RB RS

Figure 22. External Duty Cycle Clamp and Figure 23. Adjustable Reduction of Clamp Level
Multi−Unit Synchronization

http://onsemi.com
12
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

VCC Vin

7(12)

5.0V Ref
8(14) R +
−
Bias
5.0V Ref R 7(11)
8(14) +
R −
Bias Q1
Osc
R 4(7) 6(10)
+ + VClamp
− 1.0 mA S
Q
Osc R
4(7) EA 2R 5(8)
2(3) R
+ Comp/Latch
R2 1.0V
1.0mA S
2(3) Q 3(5)
1(1) RS
2R R R1 5(9)
C MPSA63
EA R 1.0V
1.0M
1.67
VClamp [ Where: 0 ≤ VClamp ≤ 1.0 V
1(1) ǒRR21 ) 1Ǔ
ƪ ƫ
C
5(9) VC R1R2 VClamp
tSoft−Start ≈ 3600C in mF tSoft-Start + * In 1 * C Ipk(max) [
3VClamp R1 ) R2 RS

Figure 24. Soft−Start Circuit Figure 25. Adjustable Buffered Reduction of

Clamp Level with Soft−Start

VCC Vin

RS Ipk rDS(on)
(12) VPin 5 [ VCC Vin
rDM(on) ) RS
If: SENSEFET = MTP10N10M 7(12)
RS = 200
5.0V Ref
+ Then : VPin5 [ 0.075Ipk
− 5.0V Ref
D +
SENSEFET −
(11)
+
− S 7(11)
+
G −
K Q1
(10)
M
S 6(10)
Q S
R 5(8)
(8) Q
Comp/Latch R
Power Ground: 3(5) R
Comp/Latch
(5) RS To Input Source
1/4 W Return
C RS
Control Circuitry Ground:
To Pin (9)
Virtually lossless current sensing can be achieved with the implementation of a
SENSEFET power switch. For proper operation during over−current conditions, a The addition of the RC filter will eliminate instability caused by the leading
reduction of the Ipk(max) clamp level must be implemented. Refer to Figures 23 and 25. edge spike on the current waveform.

Figure 26. Current Sensing Power MOSFET Figure 27. Current Waveform Spike Suppression

http://onsemi.com
13
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

VCC Vin

IB
7(12) Vin
+

0
5.0V Ref
+ Base Charge
− − Removal

7(11)
+
− C1
Rg Q1

6(10) Q1
6(10)
S
Q
R 5(8)
5(8)
Comp/Latch
3(5) RS
3(5) RS

Series gate resistor Rg will damp any high frequency parasitic oscillations
caused by the MOSFET input capacitance and any series wiring inductance in The totem pole output can furnish negative base current for enhanced
the gate−source circuit. transistor turn−off, with the addition of capacitor C1.

Figure 28. MOSFET Parasitic Oscillations Figure 29. Bipolar Transistor Drive

VCC Vin 8(14) R

Bias
7(12)
Isolation R
Boundary

5.0V Ref Osc

+ 4(7)
+
− VGS Waveforms
1.0 mA
2R
7(11) + +
+ Q1
− 0 2(3) EA R
0
− −
6(10) 50% DC 25% DC
1(1)
S

R
Q
5(8)
Ipk +
3RS
ǒ Ǔ
V(Pin1) * 1.4 NS

Np
MCR
101
2N
3905 5(9)

2N
Comp/Latch 3(5) R 3903

C RS NS
NP

The MCR101 SCR must be selected for a holding of < 0.5 mA @ TA(min). The simple two
transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 30. Isolated MOSFET Drive Figure 31. Latched Shutdown

http://onsemi.com
14
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

From VO 2.5V
+
Ri 1.0mA 2R
2(3)
EA R
Rd Cf Rf

1(1)
Rf ≥ 8.8 k
5(9)

Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback
converters operating with continuous inductor current.
From VO 2.5V
+
Rp 1.0mA 2R
Ri 2(3)

EA R
Cp Rd Cf Rf

1(1)

5(9)

Error Amp compensation circuit for stabilizing current mode boost and flyback
topologies operating with continuous inductor current.

Figure 32. Error Amplifier Compensation

VCC Vin

7(12)

36V
5.0V Ref
8(14) R +
RT −
Bias
MPS3904 R
+ 7(11)
−

RSlope Osc
From VO CT 4(7) + −m 6(10)
1.0mA S
Ri 2R
2(3) Q
R 5(8)
Cf EA R 1.0V
Rf Comp/Latch
Rd
1(1) m 3(5) RS
− 3.0m
5(9)

The buffered oscillator ramp can be resistively summed with either the voltage
feedback or current sense inputs to provide slope compensation.

Figure 33. Slope Compensation

http://onsemi.com
15
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

L1
MBR1635
4.7W + T1 5.0V/4.0A
MDA 250 4.7k 3300 + +
2200 1000
202 pF
115 Vac 56k
5.0V RTN
MUR110
1N4935 1N4935 12V/0.3A
+ L2 +
7(12) + 68 + 1000 10
100 47 ±12V RTN

1000 10
5.0V Ref 1N4937 + +
0.01 8(14) −12V/0.3A
R + MUR110
Bias
− 680pF L3
10k
R 7(11)
+
− 2.7k 1N4937
22
Osc
4700pF 4(7) + 6(10) MTP
1N5819 4N50
18k S L1 − 15 mH at 5.0 A, Coilcraft Z7156
2(3) Q L2, L3 − 25 mH at 5.0 A, Coilcraft Z7157
R 5(8)
100 EA
150k 1.0k
4.7k pF Comp/Latch
T1 − Primary: 45 Turns #26 AWG
1(1) 3(5) 0.5 Secondary ±12 V: 9 Turns #30 AWG
470pF (2 Strands) Bifiliar Wound
5(9) Secondary 5.0 V: 4 Turns (six strands)
#26 Hexfiliar Wound
Secondary Feedback: 10 Turns
Figure 34. 27 W Off−Line Flyback Regulator #30 AWG (2 strands) Bifiliar Wound
Core: Ferroxcube EC35−3C8
Bobbin: Ferroxcube EC35PCB1
Gap: ≈ 0.10" for a primary inductance
of 1.0 mH

Test Conditions Results

Line Regulation: 5.0 V Vin = 95 to 130 Vac D = 50 mV or ± 0.5%
±12 V D = 24 mV or ± 0.1%
Load Regulation: 5.0 V Vin = 115 Vac, D = 300 mV or ± 3.0%
Iout = 1.0 A to 4.0 A
±12 V Vin = 115 Vac, D = 60 mV or ± 0.25%
Iout = 100 mA to 300 mA
Output Ripple: 5.0 V Vin = 115 Vac 40 mVpp
±12 V 80 mVpp

Efficiency Vin = 115 Vac 70%

All outputs are at nominal load currents, unless otherwise noted

http://onsemi.com
16
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

ORDERING INFORMATION
Device Operating Temperature Range Package Shipping †
UC2842BD SOIC−14 55 Units/Rail
UC2842BDG SOIC−14 55 Units/Rail
(Pb−Free)
UC2842BD1 SOIC−8 98 Units/Rail
UC2842BD1G SOIC−8 98 Units/Rail
(Pb−Free)
TA = −25° to +85°C
UC2842BD1R2 SOIC−8 2500 Tape & Reel
UC2842BD1R2G SOIC−8 2500 Tape & Reel
(Pb−Free)
UC2842BN PDIP−8
UC2842BNG PDIP−8
(Pb−Free)
1000 Units/Rail
UC3842BN PDIP−8
UC3842BNG PDIP−8
(Pb−Free)
UC3842BD SOIC−14 55 Units/Rail
UC3842BDG SOIC−14 55 Units/Rail
(Pb−Free)
UC3842BDR2 SOIC−14 2500 Tape & Reel
UC3842BDR2G TA = 0° to +70°C SOIC−14 2500 Tape & Reel
(Pb−Free)
UC3842BD1 SOIC−8 98 Units/Rail
UC3842BD1G SOIC−8 98 Units/Rail
(Pb−Free)
UC3842BD1R2 SOIC−8
UC3842BD1R2G SOIC−8
(Pb−Free)
2500 Tape & Reel
UC3842BVDR2 SOIC−14
UC3842BVDR2G SOIC−14
(Pb−Free)
UC3842BVD1 SOIC−8 98 Units/Rail
UC3842BVD1G TA = −40° to +105°C SOIC−8 98 Units/Rail
(Pb−Free)
UC3842BVD1R2 SOIC−8 2500 Tape & Reel
UC3842BVD1R2G SOIC−8 2500 Tape & Reel
(Pb−Free)
UC2843BD SOIC−14 55 Units/Rail
UC2843BDG SOIC−14 55 Units/Rail
(Pb−Free)
UC2843BDR2 SOIC−14 2500 Tape & Reel
UC2843BDR2G TA = −25° to +85°C SOIC−14 2500 Tape & Reel
(Pb−Free)
UC2843BD1 SOIC−8 98 Units/Rail
UC2843BD1G SOIC−8 98 Units/Rail
(Pb−Free)
UC2843BD1R2 SOIC−8 2500 Tape & Reel
UC2843BD1R2G SOIC−8 2500 Tape & Reel
(Pb−Free)
TA = −25° to +85°C
UC2843BN PDIP−8 1000 Units/Rail
UC2843BNG PDIP−8 1000 Units/Rail
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.

http://onsemi.com
17
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

ORDERING INFORMATION
Device Operating Temperature Range Package Shipping †
UC3843BD SOIC−14 55 Units/Rail
UC3843BDG SOIC−14 55 Units/Rail
(Pb−Free)

UC3843BDR2 SOIC−14 2500 Tape & Reel

UC3843BDR2G SOIC−14 2500 Tape & Reel
(Pb−Free)

UC3843BD1 SOIC−8 98 Units/Rail

UC3843BD1G SOIC−8 98 Units/Rail
(Pb−Free)
TA = 0° to +70°C
UC3843BD1R2 SOIC−8
UC3843BD1R2G SOIC−8
(Pb−Free)
2500 Tape & Reel
UC3843BDR2 SOIC−14
UC3843BDR2G SOIC−14
(Pb−Free)

UC3843BN PDIP−8 1000 Units/Rail

UC3843BNG PDIP−8 1000 Units/Rail
(Pb−Free)

UC3843BVD SOIC−14 55 Units/Rail

UC3843BVDG SOIC−14 55 Units/Rail
(Pb−Free)

UC3843BVDR2 SOIC−14 2500 Tape & Reel

UC3843BVDR2G SOIC−14 2500 Tape & Reel
(Pb−Free)

UC3843BVD1 SOIC−8 98 Units/Rail

UC3843BVD1G TA = −40° to +105°C SOIC−8 98 Units/Rail
(Pb−Free)

UC3843BVD1R2 SOIC−8 2500 Tape & Reel

UC3843BVD1R2G SOIC−8 2500 Tape & Reel
(Pb−Free)

UC3843BVN PDIP−8 1000 Units/Rail

UC3843BVNG PDIP−8 1000 Units/Rail
(Pb−Free)

NCV3843BVDR2 SOIC−14 2500 Tape & Reel

NCV3843BVDR2G TA = −40° to +125°C SOIC−14 2500 Tape & Reel
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.

http://onsemi.com
18
UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

MARKING DIAGRAMS

PDIP−8
N SUFFIX
CASE 626

8 8 8

UC384xBN UC3843BVN UC284xBN

AWL AWL AWL
YYWWG YYWWG YYWWG

1 1 1

SOIC−14
D SUFFIX
CASE 751A

14 14 * 14
UC384xBDG UC384xBVDG UC284xBDG
AWLYWW AWLYWW AWLYWW

1 1 1

SOIC−8
D1 SUFFIX
CASE 751

8 8 8
384xB 384xB 284xB
ALYW ALYWV ALYW
G G G
1 1 1

x = 2 or 3
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or G = Pb−Free Package

*This marking diagram also applies to NCV3843BV.

http://onsemi.com
19
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

PACKAGE DIMENSIONS

PDIP−8
N SUFFIX
CASE 626−05
ISSUE L

NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN
8 5 FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
−B− 3. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
1 4
MILLIMETERS INCHES
DIM MIN MAX MIN MAX
A 9.40 10.16 0.370 0.400
F B 6.10 6.60 0.240 0.260
C 3.94 4.45 0.155 0.175
NOTE 2 −A− D 0.38 0.51 0.015 0.020
L F 1.02 1.78 0.040 0.070
G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
C K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC
M −−− 10 _ −−− 10_
−T− J N 0.76 1.01 0.030 0.040
SEATING N
PLANE
M
D K
H G
0.13 (0.005) M T A M B M

SOIC−14
D SUFFIX
CASE 751A−03
ISSUE G

NOTES:
−A− 1. DIMENSIONING AND TOLERANCING PER
14 8 ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
−B− P 7 PL PER SIDE.
5. DIMENSION D DOES NOT INCLUDE
0.25 (0.010) M B M
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.127
1 7 (0.005) TOTAL IN EXCESS OF THE D
DIMENSION AT MAXIMUM MATERIAL
G R X 45 _ F CONDITION.
C
MILLIMETERS INCHES
DIM MIN MAX MIN MAX
A 8.55 8.75 0.337 0.344
−T− B 3.80 4.00 0.150 0.157
K M J C 1.35 1.75 0.054 0.068
SEATING D 14 PL D 0.35 0.49 0.014 0.019
PLANE
0.25 (0.010) M T B S A S F 0.40 1.25 0.016 0.049
G 1.27 BSC 0.050 BSC
J 0.19 0.25 0.008 0.009
K 0.10 0.25 0.004 0.009
M 0_ 7_ 0_ 7_
P 5.80 6.20 0.228 0.244
R 0.25 0.50 0.010 0.019

http://onsemi.com
20
 UC3842B, UC3843B, UC2842B, UC2843B, NCV3843BV

PACKAGE DIMENSIONS

SOIC−8
D1 SUFFIX
CASE 751−07
ISSUE AG

−X− NOTES:
1. DIMENSIONING AND TOLERANCING PER
A ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
8 5 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
B S 0.25 (0.010) M Y M 5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
1 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
4 IN EXCESS OF THE D DIMENSION AT
−Y− K MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
G
MILLIMETERS INCHES
C N X 45 _ DIM MIN MAX MIN MAX
A 4.80 5.00 0.189 0.197
SEATING
PLANE B 3.80 4.00 0.150 0.157
−Z− C 1.35 1.75 0.053 0.069
D 0.33 0.51 0.013 0.020
0.10 (0.004) G 1.27 BSC 0.050 BSC
H M J H 0.10 0.25 0.004 0.010
D J 0.19 0.25 0.007 0.010
K 0.40 1.27 0.016 0.050
M 0_ 8_ 0 _ 8 _
0.25 (0.010) M Z Y S X S
N 0.25 0.50 0.010 0.020
S 5.80 6.20 0.228 0.244

SOLDERING FOOTPRINT*

1.52
0.060

7.0 4.0
0.275 0.155

0.6 1.270
0.024 0.050

SCALE 6:1 ǒinches

mm Ǔ

*For additional information on our Pb−Free strategy and soldering

details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.

SENSEFET is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: N. American Technical Support: 800−282−9855 Toll Free ON Semiconductor Website: www.onsemi.com
Literature Distribution Center for ON Semiconductor USA/Canada
P.O. Box 5163, Denver, Colorado 80217 USA Europe, Middle East and Africa Technical Support: Order Literature: http://www.onsemi.com/orderlit
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Phone: 421 33 790 2910
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Japan Customer Focus Center For additional information, please contact your local
Email: orderlit@onsemi.com Phone: 81−3−5773−3850 Sales Representative

http://onsemi.com UC3842B/D
21