Microprocessors and Microcontrollers - - Unit 9... https://onlinecourses.nptel.ac.in/noc18_ec03/un...

reviewer2@nptel.iitm.ac.in ▼

Courses » Microprocessors and Microcontrollers

Announcements Course Ask a Question Progress Mentor

Unit 9 - Week 8

Course
outline
Week 8 Assignment
The due date for submitting this assignment has passed. Due on 2018-03-21, 23:59 IST.
How to access
the portal Submitted assignment

Week 1 1) Which register bank of R0 - R7 do we have access to when the 8051 is powered up? 1 point

Week 2 Bank 0

Bank 1
Week 3
Bank 2
Week 4 Bank 3

Week 5 No, the answer is incorrect.

Score: 0
Week 6 Accepted Answers:
Bank 0
Week 7
2) Determine which of the register banks of R0 - R7 is selected if the following instruction is 1 point
Week 8 executed just after powering up an 8051.

Lecture 37 : SETB PSW.3

8051
Programming
Examples Bank 0
(Contd.)
Bank 1
Lecture 38 :
Bank 2
8051
Programming Bank 3
Examples
(Contd.) No, the answer is incorrect.
Score: 0
Lecture 39 :
8051 Accepted Answers:
Programming Bank 1
Examples
(Contd.) 3) Which of the following statements is FALSE regarding an 8051? 1 point

Lecture 40 :
8051 The stack pointer in the 8051 is only eight bits wide.
Programming When the 8051 is powered up, the SP contains the value 07.
Examples
(Contd.) © 2014The storing
NPTEL of a CPU
- Privacy register
& Terms in theCode
- Honor stack -isFAQs
called- a PUSH.
A project of 41 :
Lecture In association
As we push data onto the stack, with is decremented by one.
the stack pointer
ARM
No, the answer is incorrect.
Week 8 :
Score: 0
Lecture Funded by
Material Accepted Answers:

1 of 5 Wednesday 16 May 2018 04:59 PM

Microprocessors and Microcontrollers - - Unit 9... https://onlinecourses.nptel.ac.in/noc18_ec03/un...

Quiz : Week 8 As we push data onto the

Powered by stack, the stack pointer is decremented by one.
Assignment
4) Determine the contents of the top of the stack and the value of the stack pointer (SP) after the 1 point
Feedback for following instructions are executed in an 8051.
week 8

Week 8 MOV SP, #6FH

Assignment MOV R1, #10H
Answers MOV R6, #0FH
MOV 3, #03H
Week 9
MOV 2, #FFH
PUSH 3
Week 10
PUSH 2
PUSH 1
Week 11
PUSH 6
Week 12
SP = 74H, Top of the stack = 03H
DOWNLOAD SP = 73H, Top of the stack = 03H
VIDEOS
SP = 74H, Top of the stack = 0FH

SP = 73H, Top of the stack = 0FH

No, the answer is incorrect.

Score: 0
Accepted Answers:
SP = 73H, Top of the stack = 0FH

5) How many times the instruction CPL A is executed in the following program of an 8051? 1 point

MOV A, #F0H
MOV R1, #60
NEXT: MOV R6, #10H
AGAIN: CPL A
DJNZ R6, AGAIN
DJNZ R1, NEXT

600 times

900 times

690 times

960 times

No, the answer is incorrect.

Score: 0
Accepted Answers:
960 times

6) What is the maximum delay that can be generated with the crystal frequency of 22 MHz, if 1 point
connected to an 8051?

2978.9 s

0.011 ms

11.63 s

2.97 ms

No, the answer is incorrect.

Score: 0
Accepted Answers:
2.97 ms

7) Find the roll over value for the timer in Mode 0, Mode 1, and Mode 2 of an 8051. 1 point

2 of 5 Wednesday 16 May 2018 04:59 PM

Microprocessors and Microcontrollers - - Unit 9... https://onlinecourses.nptel.ac.in/noc18_ec03/un...

00FFH, 0FFFH, and FFFFH

1FFFH, 0FFFH, and FFFFH

1FFFH, FFFFH, and 00FFH

1FFFH, 00FFH, and FFFFH

No, the answer is incorrect.

Score: 0
Accepted Answers:
1FFFH, FFFFH, and 00FFH

8) Which control signal(s) is(are) generated by the timing and control unit of an 8051 1 point
microcontroller in order to access the off-chip devices apart from the internal timings?

ALE

PSEN

RD & WR

All of the above.

No, the answer is incorrect.

Score: 0
Accepted Answers:
All of the above.

9) Which special function register plays a vital role in the timer/counter mode selection process in 1 point
an 8051, by allocating the bits in it?

TMOD

TCON

SCON

PCON

No, the answer is incorrect.

Score: 0
Accepted Answers:
TMOD

10)Which among the below mentioned program segments represent the code of an 8051? 1 point

MOV SP, #54H

MOV TCON, #00100000C
SETC ET1
SETC TR0
SJMP $

MOV SP, #54H

MOV TMOD, #00100000C
SETC ET0
SETC TR0
SJMP $

MOV SP, #54H

MOV TMOD, #00100000C
SETC ET1
SETC TR1
SETC EA
SJMP $

MOV SP, #54H

MOV TMOD, #00100000C

3 of 5 Wednesday 16 May 2018 04:59 PM

Microprocessors and Microcontrollers - - Unit 9... https://onlinecourses.nptel.ac.in/noc18_ec03/un...

SETC ET0
SETC TR1
SETC EA
SJMP $

No, the answer is incorrect.

Score: 0
Accepted Answers:
MOV SP, #54H
MOV TMOD, #00100000C
SETC ET1
SETC TR1
SETC EA
SJMP $

11)Which among the below mentioned sequence of program instructions represent the correct 1 point
chronological order for the generation of 2 kHz square wave frequency in an 8051?

1. MOV TMOD, #00000010B

2. MOV TL0, #06H
3. MOV TH0, #06H
4. SETB TR0
5. CPL P1.0
6. ORG 0000H

6, 5, 2, 4, 1, 3

6, 1, 3, 2, 4, 5

6, 5, 4, 3, 2, 1

6, 2, 4, 5, 1, 3

No, the answer is incorrect.

Score: 0
Accepted Answers:
6, 1, 3, 2, 4, 5

12)How do the status of the Carry (CY), Auxiliary Carry (AC), and Parity (P) flags affected when the 1 point
following instructions are executed in an 8051?

MOV A, #9CH
ADDA, #64H

CY = 0, AC = 0, P = 0

CY = 1, AC = 1, P = 0

CY = 0, AC = 1, P = 0

CY = 1, AC = 1, P = 1

No, the answer is incorrect.

Score: 0
Accepted Answers:
CY = 1, AC = 1, P = 0

13)On power up, the 8051 uses which RAM locations for the registers R0 - R7? 1 point

00H - 2FH

00H - 07H

00H - 7FH

00H - 0FH

No, the answer is incorrect.

4 of 5 Wednesday 16 May 2018 04:59 PM

Microprocessors and Microcontrollers - - Unit 9... https://onlinecourses.nptel.ac.in/noc18_ec03/un...

Score: 0
Accepted Answers:
00H - 07H

14)ARM was originally known as 1 point

Acron RISC Machine

Advanced RISC Machine

Ashton Raggatt McDougall

Automatic RISC Machine

No, the answer is incorrect.

Score: 0
Accepted Answers:
Acron RISC Machine

15)RISC stands for 1 point

Restricted Instruction Sequencing Computer

Restricted Instruction Sequential Computer

Reduced Instruction Set Computer

Reduced Induction Set Computer

No, the answer is incorrect.

Score: 0
Accepted Answers:
Reduced Instruction Set Computer

Previous Page End

5 of 5 Wednesday 16 May 2018 04:59 PM