DLD LAB FINAL SUBMITTED BY ADNAN HAIDER REG NO: SP20-BSE-037 SECTION: BSE 2B DATE: 3-01-2020
The document contains Adnan Haider's digital logic design lab final. It includes 3 questions - implementing a boolean function with NOR gates, implementing a full adder with a decoder and NAND gates, and implementing a boolean function with a multiplexer using the first 3 outputs as a roll number. Screenshots and diagrams were included for questions 2 and 3.
DLD LAB FINAL SUBMITTED BY ADNAN HAIDER REG NO: SP20-BSE-037 SECTION: BSE 2B DATE: 3-01-2020
The document contains Adnan Haider's digital logic design lab final. It includes 3 questions - implementing a boolean function with NOR gates, implementing a full adder with a decoder and NAND gates, and implementing a boolean function with a multiplexer using the first 3 outputs as a roll number. Screenshots and diagrams were included for questions 2 and 3.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3
DLD LAB FINAL
SUBMITTED BY: ADNAN HAIDER
REG NO: SP20-BSE-037 SECTION: BSE 2B DATE: 3-01-2020 Q1: Implement a boolean function in EWB with NOR GATE using logic converter ? F = (B'C + C' ) + BC' Ans:
Q2 : Implement a Full Adder using Decoder and Nand gate ?
NOTE ** circuit screenshots are attached with truthtable and boolean expression. Ans: Q3: Implemebt a boolean function given below where first 3 function output are your Roll no rest is given , using appropiate multiplexer Ic on EWB and draw a truth table and logic diagram ? F = (A ,B ,C, D) = £ ( --, --, -- , 10 , 11,14 ).
Please Submit Within The Mentioned Deadline. Mention Your Name and Registration Number at Start. Be Clear and Precise. Plagiarize Answer Will Lead To ZERO Marks