An-9019 Motor Drive System Using SPM Inverter
An-9019 Motor Drive System Using SPM Inverter
An-9019 Motor Drive System Using SPM Inverter
October, 2001
CONTENTS
4. Induction Motor Drive (V/Hz) 5. BLDC Motor Drive 6. Space Vector Pulse Width Modulation (SVPWM) 7. Real Implementation
7.1 Block diagram 7.2 Flow Chart 7.3 The Extract of the source code
1. Introduction
The terms energy-saving and quiet-running are becoming very important in the world of variable speed motor drives. Inverter technology is being accepted by a wide range of users in the design of these products, and their use is increasing. For low-power motor control, there are increasing demands for compactness, built-in control, and lower overall-cost. An important consideration, in justifying the use of inverters in these applications, is to optimize the total-cost-performance ratio of the overall drive system. In other words, the systems have to be less noisy, more efficient, smaller and lighter, more advanced in function and more accurate in control with a very low cost. In order to meet these needs, Fairchild has developed a new series of compact, high-functionality, and high efficiency power semiconductor devices called SPM (Smart Power Module). SPM-based inverters are now considered an attractive alternative to conventional discretebased inverters for low-power motor drives, specifically for appliances such as washing machines, air-conditioners etc. SPM combines optimized circuit protection and drive matched to the IGBTs switching characteristics. Highly effective short-circuit current detection/protection is achieved through the use of advanced current sensing IGBT chips that allow continuous monitoring of the IGBTs current. System reliability is further enhanced by the integrated under-voltage protection function. The high speed built-in HVIC provides an opto-coupler-less IGBT gate driving capability that further reduces the overall size of the inverter system design. Additionally, the incorporated HVIC allows the use of a single-supply drive topology without negative bias. It should be noted that one could build a typical block diagram of an SPM-inverter as shown in Fig. 1.1. Small power drive systems using 3-phase voltage-fed inverters, which are frequently used in home appliances, are being used in an increasing number of applications. Induction motors and BLDC motors are mostly used in these drive systems. Induction motors are used more often because they have the advantages of price and durability. In home appliances, except where high performance control is a requirement, the constant V/Hz principle that maintains a constant ratio between the stator voltage magnitude and the stator voltage frequency is generally used. This keeps the stator magnetic field magnitude constant. The advantage of this method is a simple control scheme that allows for the design of a low priced system. The BLDCM has high output power per volume due to good heat radiation. It also has the merits of high efficiency, low audible noise, and ease of control. The output torque of a trapezoidal back emf (electromotive force) BLDCM is proportional to the motor input current regardless of the rotor position. Although the output torque has a ripple component, the BLDCM has a merit that the driver can be designed with low cost because the drive circuit is relatively simple. A sinusoidal back emf BLDCM is frequently applied in precision servo control applications because it does not have the output torque ripple. But the drive system can be complicated because the sinusoidal current with respect to the absolute rotor position should be applied to each phase. The simple speed control system of the trapezoidal back emf BLDCM using a hall sensor, which can detect the rotor position, is shown. PWM signals are pulse trains that have a variable width, constant frequency, and a constant magnitude. A PWM signal has one pulse per one PWM period, and its width varies with respect to the modulating signal. The frequency of a PWM signal should be greater than that of a modulating signal. The most frequently used continuous voltage modulation method is the symmetric PWM, which means that each pulse is symmetric with respect to the PWM period. The offset voltage injection symmetric SVPWM that maximizes the DC link voltage utilization, with a relatively light computation load, is shown. The objective of this application note is to show the details of SPM power circuit design and its drive applications to SPM users. This note describes some designs that should enable users in deploying the SPM expeditiously and shorten their development time. It will make inverter designers very familiar with the SPM and help them in incorporating it in their designs.
(b) Control board with BLDC motor Fig. 2.2 External view of the drive board
The present configuration allows the immediate operation of an induction motor with 750W of power on the shaft. An equivalent brush less DC motor requires the proper adjustment of the wire connection located on the motor input part. The inverter can be operated at 220/110V with 50/60Hz. The rectified voltage from the 220V mains optimally requires a motor with a line-to-line voltage of 220V due to the space-vector based PWM method implemented. The rms current amounts to about 3A for providing an output power of 750W. Similarly, the current at the 110V mains increases to 6A. The motor control program running on the micro controller is implemented by using a 16 digit * 2 line VFD (Vacuum Fluorescent Display) and 6 keys. The keypad allows users to set up the switching frequency, dead time, acceleration time, deceleration time, base voltage, base frequency, frequency reference, torque boost etc. Three kinds of pattern operation are possible. A manually controlled volume also supports the variable speed operation of the motors.
RELAY 470 Utility AC220V ZNR 471 100 470 15mH 220 470
EMI sources can be broadly divided into two categories, natural and man-made. Naturally caused EMI, below 10MHz, is mainly due to atmospheric noise resulting from electrical storms. Above 10MHz they are primarily a result of cosmic noise and solar radiation. Manmade EMI can be intentional or unintentional. It is the variation of the voltage and current which produces EMI, whose magnitude depends on the value of the current, the length of the conductors, the rate of change of the voltage and current, and the physical position of the conductors relative to each other and any earth plains. Protection against conducted EMI being transmitted along a cable is achieved by means of suppression filters, which consist basically of inductive and capacitive elements. A variety of such filters exist since one type, which suppresses interference completely from one system, may be quite useless in another. The location of the filter is also important. It should generally be placed directly at the source of interference, and the output and input leads should never be bundled together. The components chosen for the filters should also be carefully designed. The inductors must have low stray capacitors, so they should not be multi-layer, and the capacitors must have low series inductance. The filter should be enclosed in a screened box as much as possible. This is connected to the wall of the shielded enclosure, so that interference signals from the noisy side do not mix with the quiet side of the system. Fig. 2.3 shows an example of one of the basic filter arrangements, which are used in the designed drive system for suppressing the conducted interference. This includes the rectifying bridge diode, the varistor to suppress an input spike voltage, and the relay circuit for the initial charging of the DC-link capacitor. It may be noted that there are choke coil and Y-connected capacitors against common-mode noise, and AC capacitors against differential-mode noise.
5V
Depending on the bridge diode rating and the electrolytic capacitor maximum ripple current, the relay is driven after 800ms of charging duration from power on. The series resistor connected in parallel with the relay should be able to endure the power loss during the charging period. The simulation waveform is shown below. Simulation condition Load : 1Hp(750W) Input : AC220V, single phase DC-link capacitors: 470F/250WV 2EA connected in series Charging resistor: 220/3W
AC input current [A]
DCP P15
U1DL-44A
UF4007
DCN
GND
Cdc
100 U1DL-44A
Vcc Drain
F/B
10
P5 DCN
KA5H0280R
SPS
GND F/B
10
H11A817B 47 H11A817B
1 2.61 100
TL431A 2.49
Table 2.2 shows the winding specification for the SMPS transformer. The turn ratio of the primary winding to the secondary one for 5V supply is 120:7. 0.4 copper wire is used for 5V winding and 0.2 copper wire is used for the others. There are 3 turns of 0.050mm thick polyester taping to ensure that there is insulation between each winding. Table 2.2 Winding specifications No. Np1 N5V N15V NFB NP2
Note)
Turns 60 7 17 20 60
Winding Method Space Winding Space Winding Space Winding Space Winding Space Winding
Insulation : Polyester Tape t=0.050mm, 3Layer Insulation : Polyester Tape t=0.050mm, 3Layers Insulation : Polyester Tape t=0.050mm, 3Layers Insulation : Polyester Tape t=0.050mm, 3Layers Insulation : Polyester Tape t=0.050mm, 3Layers
NP: Primary winding N5V: 5V output winding NFB: Flyback winding N15V: 15V output winding
Table 2.3 Electrical characteristics of the transformer Pin Inductance Leakage 13 13 Spec. 1.3mH 5% 120H (max.) Remarks 100kHz, 1V Secondary Short
The winding order shown in Fig. 2.8 is applied considering the coupling coefficient.
2mm Taping
NP2
NFB N15V
N5V
NP1
NP1
N5V
N15V
NFB
NP2
2mm Taping
Fig. 2.8 The winding order (EI2218 core and bobbin are used)
Rating 10A / 600V 10A / 600V 15A / 600V 15A / 600V 15A / 500V 15A / 500V 15A / 600V 15A / 600V 20A / 500V 20A / 500V 20A / 600V 20A / 600V 15A / 600V 15A / 600V 20A / 600V 20A / 600V 30A / 600V 30A / 600V
Switching Frequency High Speed High Speed High Speed High Speed Medium Speed Medium Speed Medium Speed Medium Speed Medium Speed Medium Speed Medium Speed Medium Speed Low Speed Low Speed Low Speed Low Speed Low Speed Low Speed
Primary Application
10
FPAL15SH60
Voltage Rating ( x 10) H: High Switching Frequency M: Medium Switching Frequency L: Low Switching Frequency S: Single-Grounded Power Supply M: Multi-Grounded Power Supply Current Rating L: Package Type A: Option for Built-In Thermistor B: Option for No-Thermistor P: Power Circuit Type Fairchild Semiconductor
11
I1 V1 E1 Im
I2
Rr s
The fundamental steady-state equivalent circuit of the induction motor is shown in Fig. 4.1. The rotating airgap flux induces an emf (electromotive force), E1, in the stator winding. This emf has the value of applied voltage V1 minus the voltage drop due to the stator leakage impedance, I1(RS + jX1). If the rotating flux wave has a sinusoidal space distribution, and the flux linking each stator turn has a sinusoidal time variation, the instantaneous flux linking a fullspan stator turn is
= 1 sin 1 t
where, 1, is 2f the angular frequency of the supply voltage, 1 is the fundamental flux per pole The induced emf per turn is, therefore,
d e 1 = ------ = 1 1 cos 1 t dt
where,N1 is the number of series turns per phase, k is the winding factor. If the winding factor is unity, the usual transformer emf equation is obtained; hence, for a motor or transformer, 1 is proportional to E1/1 or E1/f1. When the ratio is constant, a constant airgap flux is obtained. If the voltage drop across the stator leakage impedance is small, V1 and E1 have almost the same value. Consequently, the airgap flux is nearly constant when the ratio V1/f1 has a fixed value. This is the constant terminal V/Hz mode that is commonly used in simple open-loop control systems. The inverter that incorporates the voltage and frequency control scheme provides the linear output voltage-frequency characteristics.
12
V1 Vr
Vo o r 1
Around the rated frequency it is valid that the stator voltage drop, I1(RS + jX1) is negligible. But the stator voltage drop developed by the rated current stays constant even though the output frequency is reduced. This drop occupies a large portion of the terminal voltage. The airgap emf and flux decreases significantly, causing torque reduction. This problem can be resolved by boosting the voltage above the V/Hz ratio under low frequency. There are two commonly used methods. One is to impose a lower limit at frequency. And the other is to impose a lower limit at voltage command without frequency limit. The V/Hz profile should also be modified in the upper rated frequency area. In this area, the V/Hz ratio-corresponding voltage cannot be imposed in order to avoid insulation breakdown. The stator voltage must be maintained under the rated voltage. The V/Hz profile is shown in Fig. 4.2 under the above two conditions.
13
S
Ha
N S
Fig. 5.1 Structure of the 4 pole trapezoidal BLDCM used in this note
A4 pole magnet trapezoidal BLDCM, that has 60 degree spatially distributed hall sensors, is used. Each hall sensor generates 2 pulses per revolution. The switch pair is determined at each 30 mechanical degree. The trapezoidal BLDC motor generates trapezoidal back emf at each phase depending on the rotor position. The motor torque is in proportion to the product of phase back emf and phase current. Therefore, constant torque control is possible by applying constant current at constant back emf duration. When the current path is changed, the phase current needs a little time to establish itself. This allows the current to not be in a flat shape. The generated output torque contains a ripple component as shown in Fig. 5.3.
Ea Ia
Eb Ib
Ec Ic
Torq ue
14
Ap
Bp
Cp BLDCM
An
Bn
Cn
In a BLDCM drive, it is necessary to let each stator current flow in a certain pattern depending on the rotor position. Fig. 5.4 shows the structure of the inverter used in this application. In this application, the mechanical rotor position is detected by three hall sensors. The phase current is changed at each 30 mechanical degree. The hall sensor signal and the corresponding switching pattern of a 3-phase 2 excitation PWM is shown below. A pair of switches is selected at each 30 mechanical degree duration. In order to control the stator rms voltage, the low side switch of the selected pair performs PWM. In order to avoid the localization of device stress, it is also used to perform PWM with the newly selected switch of the activated switch pair.
0 CW Ha Hb Hc ON PWM 0 CCW Ha Hb Hc ON PWM
CW From Back End Hall Sensor Output A B C 0 0 1 0 0 0 1 0 0 1 1 0 1 1 1 0 1 1 Switch On Ap Cn AP Bn Cp Bn CP An Bp An Bp Cn Phase Current A B C + Off + Off Off + Off + + Off Off + -
180
360
Cp Bn
Cp An
Bp An
Bp Cn
Ap Cn
Ap Bn
Cp Bn
Cp An
Bp An
Bp Cn
Ap Cn
Ap Bn 360
180
Ap Bn
Ap Cn
Bp Cn
Bp An
Cp An
Cp Bn
Ap Bn
Ap Cn
Bp Cn
Bp An
Cp An
Cp Bn
CCW From Back End Hall Sensor Output A B C 0 1 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 1 Switch On Cp Bn AP Bn Ap Cn Bp Cn Bp An Cp An Phase Current A B C Off + + Off + Off Off + + Off Off +
15
Sb
Sc
Load
zm zm eas ebs ecs
V dc 2
c
Sa Sb Sc
zm
Fig. 6.1 shows the basic structure of a 3phase Voltage-controlled inverter. Pole voltage, phase voltage and offset voltage relationships are as follows.
V cn = V cs + V sn V an = V as + V sn V bn = V bs + V sn ( 6.1 ) ( 6.2 ) ( 6.3 )
An arbitrary value can be assigned to offset voltage Vsn. Various voltage modulation methods can be realized by this value. This means that the DC component injected into the pole voltage does not appear in the output phase voltage because the 3-phase output voltage sums to zero. In other words, the offset voltage is the hidden degree of freedom of 3-phase voltage modulation. All the following equations of the pole voltage effective range should be satisfied.
V dc V dc * --------- V an --------2 2 V dc V dc * --------- V bn --------2 2 V dc V dc * --------- V cn --------2 2 ( 6.4 ) ( 6.5 ) ( 6.6 )
If the maximum, medium and minimum value of the phase voltages reference are defined as follows
V
* max mid min
* * as ,V bs ,V cs ) * *
V V
* *
as ,V bs ,V cs ) as ,V bs ,V cs ) * *
16
Now the pole voltage reference (V*an, V*bn, V*cn) can be determined from the phase voltage reference (V*as, V*bs, V*cs) by selecting the appropriate offset voltage. Let us obtain the maximum modulation index (MI) of this method. As phase voltage reference has periodic characteristics, it is sufficient to consider only one case: voltage reference is in sector 1. In this case,
V V
* max
= V = V
as
( 6.11 ) ( 6.12 )
min
cs
Let us express the phase voltage reference with the voltage modulation index.
V V
* * as cs
= MI ( V dc 2 ) cos ( ) = MI ( V dc 2 ) cos ( + 2 3 )
( 6.13 ) ( 6.14 )
( 0 , 3 )
From the equation (4.10), the following equation should be satisfied in order to select the effective
V V
* * max max
V V
* *
min min
V dc > V dc
( 6.15 ) ( 6.16 )
offset voltage. The maximum voltage modulation index obtained from the equation (6.15), (6.13) and (6.14) is 2 3 , and is equal to that of the existing space vector voltage modulation method. If the phase voltage reference is so large that the following equation is satisfied, then the appropriate offset voltage that matches the equation (6.10) cannot be selected. This occurs in overmodulation mode. This means that the reference voltage vector is outside of the hexagon. In this case, the pole voltage should be reassigned through the proper overmodulation technique. Now we should determine switching time using pole voltage. Pole voltage is basically determined by the switching state. It is much easier to determine the switching time from pole voltage than from other voltages. Fig. 6.2 shows the relationship between pole voltage and gating time. Gating time is linear with
V dc
V an
0
Ts 2
Ts
V dc 2
Sa
1 0
T ga
( 6.17 )
17
After determining the offset voltage, the gating time can be calculated easily by substituting the pole voltage that is obtained by adding the offset voltage to the phase voltage Various existing voltage modulation methods can be determined easily by using the offset voltage expressed as V*max, V*mid, V*min). The principle of symmetric space vector voltage modulation is to locate the effective voltage vector (Vn,Vn+1) in the center of one modulation cycle. As shown in Fig. 6.2, this occurs when the absolute value of the maximum and minimum pole voltage are the same. Hence, the existing symmetric space vector voltage modulation can be realized by setting the offset voltage as a certain value that makes the maximum and minimum pole voltage have the same value.
V
* max
+ V sn = ( V
* *
min
+ V sn )
( 6.18 )
Fig. 6.3 shows the pole voltages that are the sum of phase voltage and offset voltage as shown in the equation (6.19).
Vdc 2
V an V as 0 V sn
V dc 2 0
[ ra d ]
2 (b )
(a )
(c )
(d )
Fig. 6.3 Pole voltage of SVPWM.h (a) MI = 0.3 (b) MI = 0.5 (c) MI = 0.7 (d) MI = 0.9
18
7. Real Implementation
An open-loop speed control system for a 3-phase AC induction motor using the V/Hz principle, and a speed controlled drive system for a 4 pole 3-phase BLDC motor is implemented using a 3-phase voltage-controlled inverter. The outline of the control algorithm for each system is described below. IM Obtain target frequency from ADC input. Calculate output frequency. Obtain output voltage magnitude. Obtain output voltage phase, . Calculate sin, cos. Perform 2 phase/3 phase transformation Load compare register with phase voltage corresponding timer value. BLDC Obtain speed reference from ADC input. Calculate current speed from hall sensor signal. Obtain reference voltage from speed error PI. Load compare register with phase voltage corresponding timer value. 7.1 Block diagram IM Determine the target frequency from volume resistor voltage. Calculate the output frequency after considering the accelerate/decelerate time. Obtain the target output voltage magnitude from the V/Hz profile. Obtain sin, cos from the software table 2 phase/3 phase conversion. Load the compare register with the calculated phase voltage-corresponding timer value.
Vout
Obtain Vd, Vq
PWM H/W
INV
BLDC
ADC I/F
Fig. 7.1 Block diagram of V/Hz control loop for induction motor
BLDC Determine the speed reference from the volume resistor voltage. Calculate the rotor speed from the hall sensor signal. Obtain the reference voltage by applying PI control to the speed error. Load the compare register with the calculated phase voltage-corresponding timer value.
Calculate Speed
ADC I/F
PI
PWM H/W
INV
BLDC
Fig. 7.2 Block diagram of speed control loop for BLDC motor
19
7.2 Flow Chart The following figure is the flow chart of the two main interrupt routines - 1ms interrupt routine and the PWM interrupt routine. The software includes routines for both IM and BLDCM. For IM, obtain the output frequency and the corresponding output voltage magnitude in the 1ms interrupt routine. Calculate the current output voltage phase in the PWM interrupt routine. First, the target frequency is obtained in the 1ms routine. If the current operating mode is manual, then read the variable resistor voltage and calculate the target voltage. In the auto mode, read the preset table. Then determine the output frequency from the current frequency and target frequency considering the acceleration/deceleration time. Calculate the output phase transition amount() from the output frequency and obtain the output voltage magnitude from the V/Hz profile. Finally, drive the DB (Dynamic Brake) IGBT according to the DC-link voltage. In the PWM interrupt routine, obtain of the current output voltage vector from, and calculate sin, cos. Make the axis conversion, obtain each phase voltage, and then load the compare register with the value calculated from the PWM algorithm. For the BLDCM, in the 1ms interrupt routine, obtain the output reference voltage by applying PI control to the rotor speed error. In the PWM interrupt routine, determine the switching pattern according to the hall sensor signal. Then calculate the switching time and load the timer register in order to PWM the low side IGBT.
Start
Start
Motor Type
BLDC
Calculate of Vout
Motor Type
Induction
Obtain Speed Feedback Calculate Vas, Vbs, Vcs Calculate Reference Speed
Calculate
Load compare Registers with phase voltage Dynamic Brake Control Enable interrupt Return Enable interrupt Return
20
7.3 The Extract of the source code The main structure of the implemented software is shown below. A DSP of type TMS320F2406 is used. /* =======================================================* * Main Module * * Main program initialization and Main loop execution * * =======================================================*/ void main() WORDi, j; mainInit(); InitVar(); InitVFD(); EI;
while (1) { Keypad(); VariUpdate(); } } void mainInit(void) { ioInit(); Tmr1mInit(); adc_init(); da_init(); SPIInit(); } void adcInt(void) { ADCCTRL2 |= BIT_14; EVAIFRA = BIT_1; ADCCTRL2 |= BIT_9; }
21
/* =============================================================* * PWM_INT Module * * =============================================================*/ int Fwd[8] = { 4028, 3263, 4095, 3323, 3068, 4095, 3023, 4043 }; int Rev[8] = { 4043, 3023, 4095, 3068, 3323, 4095, 3263, 4028 }; void pwmInt(void) { if(wMotorType==0){ if(Dir) lAngle += lDTheta; else lAngle -= lDTheta; CALC_SIN_COS(); iVqeRef = wOutV; iVdeRef = 0; /* BLDC switching pattern */ /* ACTRA = 0000 1111 1011 1100 b */ /* ACTRA = 0000 1100 1011 1111 b */ /* ACTRA = 0000 1111 1111 1111 b */ /* ACTRA = 0000 1100 1111 1011 b */ /* ACTRA = 0000 1011 1111 1100 b */ /* ACTRA = 0000 1111 1111 1111 b */ /* ACTRA = 0000 1011 1100 1111 b */ /* ACTRA = 0000 1111 1100 1011 b */
/* ACTRA = 0000 1111 1100 1011 b */ /* ACTRA = 0000 1011 1100 1111 b */ /* ACTRA = 0000 1111 1111 1111 b */ /* ACTRA = 0000 1011 1111 1100 b */ /* ACTRA = 0000 1100 1111 1011 b */ /* ACTRA = 0000 1111 1111 1111 b */ /* ACTRA = 0000 1100 1011 1111 b */ /* ACTRA = 0000 1111 1011 1100 b */
DQE_DQS(iVdsRef, iVqsRef, iVdeRef, iVqeRef, iSin, iCos); /*====================================================== Sync -> Stat ======================================================= ds = cos * de - sin * qe qs = sin * de + cos * qe -----------------------------------------------------------------------------------------------*/ DQS_ABC(iVasRef, iVbsRef, iVcsRef, iVdsRef, iVqsRef); /*====================================================== 2 -> 3 ======================================================= as = ds bs = -1/2 * ds + sqrt(3)/2 * qs cs = -as - bs -----------------------------------------------------------------------------------------------*/ 22
Rev. A, October 2001
Max_MinABC(Max,Min,iVasRef,iVbsRef,iVcsRef); Offset = (Max+Min)>>1; iVasRef -= Offset; iVbsRef -= Offset; iVcsRef -= Offset; wPwmU = (wPwmAmp) + MulDiv((wPwmAmp),iVasRef,wBaseV); wPwmV = (wPwmAmp) + MulDiv((wPwmAmp),iVbsRef,wBaseV); wPwmW = (wPwmAmp) + MulDiv((wPwmAmp),iVcsRef,wBaseV); CMPR1 = wPwmU; CMPR2 = wPwmV; CMPR3 = wPwmW; } else{ Ha = (PADATDIR>>3 & 1); Hb = (PADATDIR>>4 & 1); Hc = (PADATDIR>>5 & 1); /* for BLDCM */ /* Load compare register */
Read_Speed(delT,Ha,Hb,Hc); /* for Speed Read */ if(!flag.Run){ BuildTimer = 0; ACTRA = 0x0fff; /* All switch : forced high */ } else{ if(Dir) /* ---------------------------------- */ ACTRA = Rev[((PADATDIR>>3))&7]; * | IOPA5 | IOPA4 | IOPA3 | */ Else * |--------------------------------| */ ACTRA = Fwd[((PADATDIR>>3))&7]; * | Hc | Hb | Ha | */ * ---------------------------------- */ wPwmU = wVOut4BLDC; CMPR1 = wPwmU; CMPR2 = wPwmU; CMPR3 = wPwmU; } } EVAIFRA = BIT_9; } /* Load compare register */
23
/* =============================================================* * Tmr1m Module * * =============================================================*/ void Tmr1m(void) { tic++; VolIn = MulDiv(VOL_IN,10000,65000); /* Scale the potentiometer */ if(flag.CmdRun) { wTarFreq = MulDiv(VolIn,wBaseFreq,10000); if(DirCmd!=Dir){ wTarFreq=0; if(wMotorType){ /* BLDC */ if(wSpeedFb<100) Dir = DirCmd; } else{ /* IM */ if(wCurFreq<wStartFreq) Dir = DirCmd; } } } else wTarFreq = 0; AccDecCalc(); /* Calculate wOutFreq */ lDTheta = wOutFreq * lDThetaScale; /* Obtain delta theta */ if(wOutFreq>wBaseFreq){ wOutV = wBaseV; /* Limit Max Voltage */ } else{ /* Calculate wOutV with respect to V/Hz profile */ VHz_profile(wOutV,wOutFreq,wBaseV,wBaseFreq,wTrqBoost); } /* 4 BLDC */ wSpeedFb = MulDiv(750,wCarFreq,delT); wRefSpeed = MulDiv(wCurFreq,2500,wBaseFreq); wRefV4BLDC = pi(wRefSpeed,wSpeedFb,&lSpdPIITerm,Ki,Kp,0,MaxOutV4BLDC,15); wVOut4BLDC = MulDiv(wRefV4BLDC,(wPwmAmp<<1),wDCVolt); if(wDCVolt>380) DB_ON; if(wDCVolt<360) DB_OFF; EVBIFRA = BIT_9; } /* T3UFINT Flag Reset */
24
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.
ACEx Bottomless CoolFET CROSSVOLT DenseTrench DOME EcoSPARK E2CMOSTM EnSignaTM FACT FACT Quiet Series
DISCLAIMER
FAST FASTr FRFET GlobalOptoisolator GTO HiSeC ISOPLANAR LittleFET MicroFET MicroPak MICROWIRE
OPTOLOGIC OPTOPLANAR PACMAN POP Power247 PowerTrench QFET QS QT Optoelectronics Quiet Series SILENT SWITCHER
SMART START STAR*POWER Stealth SuperSOT-3 SuperSOT-6 SuperSOT-8 SyncFET TinyLogic TruTranslation UHC UltraFET
VCX
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A critical component is any component of a life systems which, (a) are intended for surgical implant into support device or system whose failure to perform can the body, or (b) support or sustain life, or (c) whose be reasonably expected to cause the failure of the life failure to perform when properly used in accordance support device or system, or to affect its safety or with instructions for use provided in the labeling, can be effectiveness. reasonably expected to result in significant injury to the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Product Status Formative or In Design Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Preliminary
First Production
No Identification Needed
Full Production
Obsolete
Not In Production
This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
Rev. H4