MC74AC14, MC74ACT14

Hex Inverter Schmitt

Trigger
The MC74AC14/74ACT14 contains six logic inverters which
accept standard CMOS Input signals (TTL levels for MC74ACT14)
and provide standard CMOS output levels. They are capable of
transforming slowly changing input signals into sharply defined, http://onsemi.com
jitter–free output signals. In addition, they have a greater noise
margin then conventional inverters. PDIP–14
The MC74AC14/74ACT14 has hysteresis between the N SUFFIX
CASE 646
positive–going and negative–going input thresholds (typically 1.0 V) 14
which is determined internally by transistor ratios and is essentially
insensitive to temperature and supply voltage variations. 1
SO–14

• Schmitt Trigger Inputs D SUFFIX

14 CASE 751A
• Outputs Source/Sink 24 mA 1

• ′ACT14 Has TTL Compatible Inputs

TSSOP–14
14 DT SUFFIX
VCC
1 CASE 948G
14 13 12 11 10 9 8

EIAJ–14
14 M SUFFIX
CASE 965
1

1 2 3 4 5 6 7 ORDERING INFORMATION
GND Device Package Shipping
MC74AC14N PDIP–14 25 Units/Rail
Figure 1. Pinout; 14–Lead Packages Conductors
MC74ACT14N PDIP–14 25 Units/Rail
(Top View)
MC74AC14D SOIC–14 55 Units/Rail

FUNCTION TABLE MC74AC14DR2 SOIC–14 2500 Tape & Reel

Input Output MC74ACT14D SOIC–14 55 Units/Rail
A O
MC74ACT14DR2 SOIC–14 2500 Tape & Reel
L H
MC74AC14DT TSSOP–14 96 Units/Rail
H L
MC74AC14DTR2 TSSOP–14 2500 Tape & Reel

MC74ACT14DT TSSOP–14 96 Units/Rail

MC74ACT14DTR2 TSSOP–14 2500 Tape & Reel

MC74AC14M EIAJ–14 50 Units/Rail

MC74AC14MEL EIAJ–14 2000 Tape & Reel

MC74ACT14M EIAJ–14 50 Units/Rail

MC74ACT14MEL EIAJ–14 2000 Tape & Reel

DEVICE MARKING INFORMATION

See general marking information in the device marking
section on page 5 of this data sheet.

 Semiconductor Components Industries, LLC, 2001 1 Publication Order Number:

May, 2001 – Rev. 5 MC74AC14/D
 MC74AC14, MC74ACT14

MAXIMUM RATINGS*
Symbol Parameter Value Unit
VCC DC Supply Voltage (Referenced to GND) –0.5 to +7.0 V
Vin DC Input Voltage (Referenced to GND) –0.5 to VCC +0.5 V
Vout DC Output Voltage (Referenced to GND) –0.5 to VCC +0.5 V
Iin DC Input Current, per Pin ±20 mA
Iout DC Output Sink/Source Current, per Pin ±50 mA
ICC DC VCC or GND Current per Output Pin ±50 mA
Tstg Storage Temperature –65 to +150 °C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recom-
mended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Min Typ Max Unit
′AC 2.0 5.0 6.0
VCC Supply Voltage V
′ACT 4.5 5.0 5.5
Vin, Vout DC Input Voltage, Output Voltage (Ref. to GND) 0 – VCC V
VCC @ 3.0 V – 150 –
Input Rise and Fall Time (Note 1)
tr, tf VCC @ 4.5 V – 40 – ns/V
′AC Devices except Schmitt Inputs
VCC @ 5.5 V – 25 –

In ut Rise and Fall Time (Note 2)

Input VCC @ 4.5 V – 10 –
tr, tf ns/V
′ACT Devices except Schmitt Inputs VCC @ 5.5 V – 8.0 –
TJ Junction Temperature (PDIP) – – 140 °C
TA Operating Ambient Temperature Range –40 25 85 °C
IOH Output Current – High – – –24 mA
IOL Output Current – Low – – 24 mA

1. Vin from 30% to 70% VCC; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

http://onsemi.com
2
 MC74AC14, MC74ACT14

DC CHARACTERISTICS
74AC 74AC
TA =
VCC
Symbol Parameter TA = +25°C –40°C to Unit Conditions
(V)
+85°C
Typ Guaranteed Limits
VOH Minimum High
g Level 3.0 2.99 2.9 2.9 IOUT = –50 µA
Output Voltage 4.5 4.49 4.4 4.4 V
5.5 5.49 5.4 5.4
*VIN = VIL or VIH
3.0 – 2.56 2.46 –12 mA
V
4.5 – 3.86 3.76 IOH –24 mA
5.5 – 4.86 4.76 –24 mA
VOL Maximum Low Level 3.0 0.002 0.1 0.1 IOUT = 50 µA
Output Voltage 4.5 0.001 0.1 0.1 V
5.5 0.001 0.1 0.1
*VIN = VIL or VIH
3.0 – 0.36 0.44 12 mA
V
4.5 – 0.36 0.44 IOL 24 mA
5.5 – 0.36 0.44 24 mA
IIN Maximum Input
55
5.5 – ±0 1
±0.1 ±1 0
±1.0 µA VI = VCC, GND
Leakage Current
IOLD †Minimum Dynamic 5.5 – – 75 mA VOLD = 1.65 V Max
O t t Current
Output C t
IOHD 5.5 – – –75 mA VOHD = 3.85 V Min

ICC Maximum QQuiescent

55
5.5 – 40
4.0 40 µA VIN = VCC or GND
Supply Current
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
NOTE: IIN and ICC @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC.

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74AC 74AC
TA = –40°C
VCC* TA = +25°C Fig.
Symbol Parameter to +85°C Unit
(V) CL = 50 pF No.
CL = 50 pF
Min Typ Max Min Max
3.3 1.5 9.5 13.5 1.5 15.0
tPLH Propagation Delay ns 3–5
5.0 1.5 7.0 10.0 1.5 11.0
3.3 1.5 7.5 11.5 1.5 13.0
tPHL Propagation Delay ns 3–5
5.0 1.5 6.0 8.5 1.5 9.5
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.

http://onsemi.com
3
 MC74AC14, MC74ACT14

INPUT CHARACTERISTICS (unless otherwise specified)

VCC
Symbol Parameter 74AC 74ACT Test Conditions
(V)

3.0 2.2
Maximum Positive
Vt + 4.5 3.2 2.0 V TA = Worst Case
Threshold
5.5 3.9
3.0 0.5
Minimum Negative
Vt – 4.5 0.9 0.8 V TA = Worst Case
Threshold
5.5 1.1
3.0 1.2
Vh(max) Maximum Hysteresis 4.5 1.4 1.2 V TA = Worst Case
5.5 1.6
3.0 0.3
Vh(min) Minimum Hysteresis 4.5 0.4 0.4 V TA = Worst Case
5.5 0.5

DC CHARACTERISTICS
74ACT 74ACT
VCC TA =
Symbol Parameter TA = +25°C Unit Conditions
((V)) –40°C to +85°C
Typ Guaranteed Limits
VOH Minimum High
g Level 4.5 4.49 4.4 4.4 IOUT = –50 µA
V
Output Voltage 5.5 5.49 5.4 5.4
*VIN = VIL or VIH
4.5 – 3.86 3.76 V –24 mA
IOH
5.5 – 4.86 4.76 –24 mA
VOL Maximum Low Level 4.5 0.001 0.1 0.1 IOUT = 50 µA
V
Output Voltage 5.5 0.001 0.1 0.1
*VIN = VIL or VIH
4.5 – 0.36 0.44 V 24 mA
IOL
5.5 – 0.36 0.44 24 mA
IIN Maximum Input
55
5.5 – ±0 1
±0.1 ±1 0
±1.0 µA VI = VCC, GND
Leakage Current
∆ICCT Additional Max. ICC/Input 5.5 0.6 – 1.5 mA VI = VCC – 2.1 V

IOLD †Minimum Dynamic 5.5 – – 75 mA VOLD = 1.65 V Max

O t t Current
Output C t
IOHD 5.5 – – –75 mA VOHD = 3.85 V Min

ICC Maximum QQuiescent

55
5.5 – 40
4.0 40 µA VIN = VCC or GND
Supply Current
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.

http://onsemi.com
4
 MC74AC14, MC74ACT14

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74ACT 74ACT
TA = –40°C
VCC* TA = +25°C Fig.
Symbol Parameter to +85°C Unit
(V) CL = 50 pF No.
CL = 50 pF
Min Typ Max Min Max
tPLH Propagation Delay 5.0 1.5 – 11.5 1.0 12.5 ns 3–5

tPHL Propagation Delay 5.0 1.5 – 10.0 1.0 11.0 ns 3–5

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

CAPACITANCE
Value
Symbol Parameter Unit Test Conditions
Typ
CIN Input Capacitance 4.5 pF VCC = 5.0 V

CPD Power Dissipation Capacitance 25 pF VCC = 5.0 V

MARKING DIAGRAMS

PDIP–14 SO–14 TSSOP–14 EIAJ–14

MC74AC14N AC14 AC 74AC14

AWLYYWW AWLYWW 14 ALYW
ALYW

MC74ACT14N ACT14 ACT 74ACT14

AWLYYWW AWLYWW 14 ALYW
ALYW

A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

http://onsemi.com
5
 MC74AC14, MC74ACT14

PACKAGE DIMENSIONS

PDIP–14
N SUFFIX
14 PIN PLASTIC DIP PACKAGE
CASE 646–06
ISSUE M
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
14 8 2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
B FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD
1 7 FLASH.
5. ROUNDED CORNERS OPTIONAL.
INCHES MILLIMETERS
A DIM MIN MAX MIN MAX
A 0.715 0.770 18.16 18.80
F L B 0.240 0.260 6.10 6.60
C 0.145 0.185 3.69 4.69
D 0.015 0.021 0.38 0.53
N F 0.040 0.070 1.02 1.78
C G 0.100 BSC 2.54 BSC
H 0.052 0.095 1.32 2.41
–T– J 0.008 0.015 0.20 0.38
K 0.115 0.135 2.92 3.43
SEATING
PLANE L 0.290 0.310 7.37 7.87
K J M --- 10
--- 10

H G D 14 PL M N 0.015 0.039 0.38 1.01

0.13 (0.005) M

SO–14
D SUFFIX
14 PIN PLASTIC SOIC PACKAGE
CASE 751A–03
ISSUE F
NOTES:
1. DIMENSIONING AND TOLERANCING PER
–A– ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
14 8 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
–B– P 7 PL 5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
1 7
0.25 (0.010) M B M PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
MILLIMETERS INCHES
G R X 45
F DIM MIN MAX MIN MAX
C A 8.55 8.75 0.337 0.344
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.054 0.068
D 0.35 0.49 0.014 0.019
–T– F 0.40 1.25 0.016 0.049
SEATING K M J G 1.27 BSC 0.050 BSC
D 14 PL
PLANE J 0.19 0.25 0.008 0.009
0.25 (0.010) M T B S A S K 0.10 0.25 0.004 0.009
M 0
7
0
7

P 5.80 6.20 0.228 0.244
R 0.25 0.50 0.010 0.019

http://onsemi.com
6
 MC74AC14, MC74ACT14

PACKAGE DIMENSIONS

TSSOP–14
DT SUFFIX
14 PIN PLASTIC TSSOP PACKAGE
CASE 948G–01
ISSUE O

14X K REF NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI
0.10 (0.004) M T U S V S Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
0.15 (0.006) T U S 3. DIMENSION A DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NOT
N EXCEED 0.15 (0.006) PER SIDE.
0.25 (0.010)
14 8 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
2X L/2 FLASH OR PROTRUSION. INTERLEAD FLASH
M OR PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
L B 5. DIMENSION K DOES NOT INCLUDE DAMBAR
–U– N PROTRUSION. ALLOWABLE DAMBAR
PIN 1 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
IDENT. F EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.
1 7 6. TERMINAL NUMBERS ARE SHOWN FOR
DETAIL E
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE -W-.
0.15 (0.006) T U S
A K
MILLIMETERS INCHES

ÇÇÇ
ÉÉ
–V– K1 DIM MIN MAX MIN MAX
A 4.90 5.10 0.193 0.200

ÇÇÇ
ÉÉ
B 4.30 4.50 0.169 0.177
J J1 C --- 1.20 --- 0.047
D 0.05 0.15 0.002 0.006
F 0.50 0.75 0.020 0.030
SECTION N–N G 0.65 BSC 0.026 BSC
H 0.50 0.60 0.020 0.024
J 0.09 0.20 0.004 0.008
J1 0.09 0.16 0.004 0.006
C –W– K 0.19 0.30 0.007 0.012
K1 0.19 0.25 0.007 0.010
0.10 (0.004) L 6.40 BSC 0.252 BSC
M 0
8
0
8

–T– SEATING D G H DETAIL E
PLANE

EIAJ–14
M SUFFIX
14 PIN PLASTIC EIAJ PACKAGE
CASE 965–01
ISSUE O
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS AND ARE MEASURED
14 8 LE AT THE PARTING LINE. MOLD FLASH OR
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
Q1 PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR
E HE M
REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
1 7 L TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL
DETAIL P CONDITION. DAMBAR CANNOT BE LOCATED ON
Z THE LOWER RADIUS OR THE FOOT. MINIMUM
SPACE BETWEEN PROTRUSIONS AND
D ADJACENT LEAD TO BE 0.46 ( 0.018).

VIEW P MILLIMETERS INCHES

A DIM MIN MAX MIN MAX
e A --- 2.05 --- 0.081
c A1 0.05 0.20 0.002 0.008
b 0.35 0.50 0.014 0.020
c 0.18 0.27 0.007 0.011
D 9.90 10.50 0.390 0.413
b A1 E 5.10 5.45 0.201 0.215
e 1.27 BSC 0.050 BSC
0.13 (0.005) M 0.10 (0.004) HE 7.40 8.20 0.291 0.323
0.50 0.50 0.85 0.020 0.033
LE 1.10 1.50 0.043 0.059
M 0
10
0
10

Q1 0.70 0.90 0.028 0.035
Z --- 1.42 --- 0.056

http://onsemi.com
7
 MC74AC14, MC74ACT14

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment: JAPAN: ON Semiconductor, Japan Customer Focus Center
Literature Distribution Center for ON Semiconductor 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
P.O. Box 5163, Denver, Colorado 80217 USA Phone: 81–3–5740–2700
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Email: r14525@onsemi.com
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
ON Semiconductor Website: http://onsemi.com
Email: ONlit@hibbertco.com
For additional information, please contact your local
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Sales Representative.

http://onsemi.com MC74C14/D
8