FA5571 Fuji
FA5571 Fuji
FA5571/71A/72/73/74/
5570/5671
Application Note
April 2011
Fuji Electric Co., Ltd.
Caution
1. The contents of this note (Product Specification, Characteristics, Data, Materials, and Structure etc.)
were prepared in April 2011.
The contents will subject to change without notice due to product specification change or some other
reasons. In case of using the products stated in this document, the latest product specification shall
be provided and the data shall be checked.
2. The application examples in this note show the typical examples of using Fuji products and this note
shall neither assure to enforce the industrial property including some other rights nor grant the
license.
3. Fuji Electric Co.,Ltd. is always enhancing the product quality and reliability. However, semiconductor
products may get out of order in a certain probability.
Measures for ensuring safety, such as redundant design, spreading fire protection design,
malfunction protection design shall be taken, so that Fuji Electric semiconductor product may not
cause physical injury, property damage by fire and social damage as a result.
4. Products described in this note are manufactured and intended to be used in the following electronic
devices and electric devices in which ordinary reliability is required:
- Computer - OA equipment - Communication equipment (Terminal) - Measuring equipment
- Machine tool - Audio Visual equipment - Home appliance - Personal equipment
- Industrial robot etc.
5. Customers who are going to use our products in the following high reliable equipments shall contact
us surely and obtain our consent in advance. In case when our products are used in the following
equipment, suitable measures for keeping safety such as a back-up-system for malfunction of the
equipment shall be taken even if Fuji Electric semiconductor products break down:
- Transportation equipment (in-vehicle, in-ship etc.) - Communication equipment for trunk line
- Traffic signal equipment - Gas leak detector and gas shutoff equipment
- Disaster prevention/Security equipment - Various equipment for the safety.
6. Products described in this note shall not be used in the following equipments that require extremely
high reliability:
- Space equipment - Aircraft equipment - Atomic energy control equipment
- Undersea communication equipment - Medical equipment.
7. When reprinting or copying all or a part of this note, our company’s acceptance in writing shall be
obtained.
8. If obscure parts are found in the contents of this note, contact Fuji Electric Co.,Ltd. or a sales agent
before using our products. Fuji Electric Co.,Ltd. and its sales agents shall not be liable for any
damage that is caused by a customer who does not follow the instructions in this cautionary
statement.
Contents
1. Description ・・・・・・・・・・・・・・・・・ 4
2. Features ・・・・・・・・・・・・・・・・・ 4
3. Outline drawing ・・・・・・・・・・・・・・・・・ 4
4. Block diagram ・・・・・・・・・・・・・・・・・ 5-6
5. Functional description of pins ・・・・・・・・・・・・・・・・・ 6
6. Rating and Characteristics ・・・・・・・・・・・・・・・・・ 7-10
7. Characteristic curve ・・・・・・・・・・・・・・・・・ 11-15
8. Basic operation ・・・・・・・・・・・・・・・・・ 16
9. Description of the function ・・・・・・・・・・・・・・・・・ 17-23
10. Method for using each pin ・・・・・・・・・・・・・・・・・ 24-28
11. Advice for designing ・・・・・・・・・・・・・・・・・ 29-32
12.Precautions for us ・・・・・・・・・・・・・・・・・ 33-35
13. Example of application circuit ・・・・・・・・・・・・・・・・・ 36
Caution)
・The contents of this note will subject to change without notice due to improvement.
・The application examples or the components constants in this note are shown to help your design,
and variation of components and service conditions are not taken into account. In using these
components, a design with due consideration for these conditions shall be conducted.
1. Overview
FA5571/71A/72/73/74/70/5671 is a quasi-resonant type switching power supply control IC with excellent stand-by
characteristics. Though it is a small package with 8 pins, it has a lot of functions and enables to decrease external parts.
Therefore it is possible to realize a small footprint and a high cost-performance power supply.
2. Features
・A quasi-resonant type switching power supply.
・A power supply with excellent standby characteristics.
・Low power consumption with a built-in startup circuit.
・Low current consumption, in operation: 1.35mA
・Built-in maximum frequency limitation function: 120kHz(FA5571/72/73/74/70), 170kHz(FA5571A/5671)
・Operation at light load (FA5571/71A/72/70/5671: built-in burst function, FA5573/74: built-in frequency reduction
function)
・Built-in drive circuit possible to connect to a power MOSFET directly. Output current: 0.5A (sink) 0.25A (source)
・Built-in overload protection function (FA5571/71A/73/70/5671: auto restart, FA5572/74: timer latch)
・Built-in latch protection function with the secondary over-voltage detection.
・Built-in transformer short circuit protection function.
・Built-in low voltage malfunction protection circuit.
・Package: SOP-8
Function list by types
Type Overload Light load operation Maximum ZCD pin timer IS pin latch VCC pin OVP IS pin OCP
protection blanking latch Delay shutdown threshold threshold
frequency time TLAT1 threshold
FA5571 120kHz(TYP) 2.3us(TYP) 2.0V(TYP) nonfunctional 1.0V(TYP)
Auto restart Burst
FA5571A 170kHz(TYP) 4.5us(TYP) 2.0V(TYP) nonfunctional 1.0V(TYP)
FA5570 120kHz(TYP) nonfunctional nonfunctional nonfunctional 1.0V(TYP)
Auto restart Burst
FA5671 170kHz(TYP) nonfunctional nonfunctional 28V(TYP) 0.5V(TYP)
FA5572 Timer latch Burst 120kHz(TYP) 2.3us(TYP) 2.0V(TYP) nonfunctional 1.0V(TYP)
FA5573 Auto restart Frequency reduction 120kHz(TYP) 2.3us(TYP) 2.0V(TYP) nonfunctional 1.0V(TYP)
FA5574 Timer latch Frequency reduction 120kHz(TYP) 2.3us(TYP) 2.0V(TYP) nonfunctional 1.0V(TYP)
3. Outline drawings
SOP-8
0° ~ 10
°
3.9±0.2
6.0±0.3
0.65±0.25
1 PIN MARK
5.0±0.25
0.2± 0.1
1.8 MAX
0.2
1.27
0.4±0.1
4. Block diagram
FA5571/71A/70/5671
ZCD Valley
detection Start up VH
1 shot management
(380ns) Start up
5V Logic
Current
Time out CLR 10.5V/9V
(14μs)
VCC
Reset Max. fsw
IS Blanking
5V (120kHz)
170kHz:5571A/5671 UVLO
5V Reg.
18V/8V
Internal
supply
Disable Driver
S Q
OUT
0.4V Current R
comparator
ZCD
OVP 4.5us:FA5571A
1/2 Timer 5570/5671:ZCD OVP
FB (2.3μs) (2.3us)Nonfunctional
1/4:FA5671 Only
Soft start Timer
(2.6ms) Timer
190ms Latch
1V IS (57μs)
0.5V:FA5671 Only 1520ms
Overload OCP2 VCC
Reset
OVP1
2V
GND
3.5/3.3V
FA5671Only:Function 28V
5570/5671:Nonfunctional
FA5572
ZCD Valley
detection Start up VH
1 shot management
(380ns) Start up
5V Logic
Current
Time out CLR 10.5V/9V
(14μs)
VCC
Reset Max. fsw
IS Blanking
5V (120kHz)
UVLO
5V Reg.
18V/8V
Internal
supply
Disable Driver
S Q
OUT
0.4V Current R
comparator
ZCD
OVP
1/2 Timer
FB (2.3μs)
1/2:FA5572
Soft start Timer
(2.6ms) Timer Latch
1V :FA5572 190ms
IS (57μs)
Overload OCP2
Reset
2V :FA5572 GND
3.5/3.3V
FA5573
ZCD Valley
detection Start up VH
1 shot management
(380ns) Start up
5V Logic
Current
Time out CLR 10.5V/9V
(14μs)
VCC
Reset Max. fsw
IS Blanking
5V (120kHz)
Variable UVLO
max.120kHz
to min. 0.3kHz 5V Reg.
18V/8V
Internal
supply
Disable Driver
S Q
OUT
0.4V Current R
comparator
ZCD
OVP
1/2 Timer
(2.3μs)
FB
1/2:FA5573
Soft start Timer
(2.6ms) Timer
1V :FA5573 190ms Latch
IS (57μs)
1520ms
Overload OCP2
Reset
2V :FA5573 GND
3.5/3.3V
FA5574
ZCD Valley
detection Start up VH
1 shot management
(380ns) Start up
5V Logic
Current
Time out CLR 10.5V/9V
(14μs)
VCC
Reset Max. fsw
IS Blanking
5V (120kHz)
Variable UVLO
max.120kHz
to min. 0.3kHz 5V Reg.
18V/8V
Internal
supply
Disable Driver
S Q
OUT
0.4V Current R
comparator
ZCD
OVP
1/2 Timer
(2.3μs)
FB
1/2:FA5574
Soft start Timer
(2.6ms) Timer
1V :FA5574 190ms Latch
IS (57μs)
Overload OCP2
Reset
2V :FA5574 GND
3.5/3.3V
400mW(SOP)
Allowable loss
0
-30 25 85 125
Ambient temperature Ta [℃]
Switching FA5571/
OLP output shutdown time shutdown
TOFF 71A/73/70/ 930 1330 1730 ms
*1 time after
5671
TOLP period
*1 : Regarding to these items, 100% test is not carried out. A specified value is a design guarantee.
The column showing ‘-‘ has no specified value.
7. Characteristic curve
124 124
Fmax (kHz)
Fmax (kHz)
120 120
116 116
112 112
5 10 15 20 25 30 -50 0 50 100 150
VC C (V) Tj (degree)
174 174
FA5571A FA5571A
FA5671 FA5671
Fmax (kHz)
Fmax (kHz)
170 170
166 166
162 162
5 10 15 20 25 30 -50 0 50 100 150
VC C (V) Tj (degree)
ZCD pin input threshold voltage ZCD pin input threshold voltage
(Vthzcd2) (Vthzcd1)
vs. Junction temperature (Tj) vs. Junction temperature (Tj)
280 70
Vzcd=decreasing
265 65
Vthzcd2 (mV)
Vthzcd1 (mV)
250 60
235 55
Vzcd=increasing
220 50
-50 0 50 100 150 -50 0 50 100 150
Tj (degree) Tj (degree)
18.2 8.3
Vccon (V)
Vccoff (V)
18 8
17.8 7.7
17.6 7.4
-50 0 50 100 150 -50 0 50 100 150
Tj (degree) Tj (degree)
11 9.4
Vstoff (V)
Vstrst (V)
10.5 9
10 8.6
9.5 8.2
-50 0 50 100 150 -50 0 50 100 150
Tj (degree) Tj (degree)
VFB=3V
400 VIS=1.5V 3.6
VC C =15V
Tonmin (ns)
Volp1 (V)
380 3.5
360 3.4
340 3.3
-50 0 50 100 150 -50 0 50 100 150
Tj (degree) Tj (degree)
1500
210
1400
Tolp (ms)
1300
Toff (ms)
190
1200
170
1100
150 1000
-50 0 50 100 150 -50 0 50 100 150
Tj (degree) Tj (degree)
IOH=-100mA 3 IOL=100mA
3
2.5 2.5
Vcc - VOH (V)
2
VOL (V)
1.5 1.5
1 1
0.5 0.5
0 0
0 10 20 30 0 10 20 30
Vcc (V) Vcc (V)
1
1.05
0.8
VthIS (V)
VthIS (V)
1 0.6
0.4
0.95
0.2
0.9 0
-50 0 50 100 150 0 1 2 3 4
Tj (degree) VFB (V)
0.5
0.55 FA5671
0.4
VthIS (V)
VthIS (V)
FA5671
0.5 0.3
0.2
0.45
0.1
0.4 0
-50 0 50 100 150 0 1 2 3 4
Tj (degree) VFB (V)
IS pin latch threshold voltage (VthISlat) ZCD pin OVP threshold voltage (VOVP)
vs. Junction temperature (Tj) vs. Junction temperature (Tj)
2.1 7.5
2.05 7.35
VthISlat (V)
VOVP (V)
2 7.2
1.95 7.05
1.9 6.9
-50 0 50 100 150 -50 0 50 100 150
Tj (degree) Tj (degree)
Charge current for VCC pin (Ipre) Charge current for VCC pin (Ipre)
vs. VCC pin voltage (VCC) vs. Junction temperature (Tj)
0 -1.2
VVH=100V
-1.3 VC C =0V
-2 VVH=100V
-1.4
Ipre (mA)
Ipre (mA)
-4 -1.5
-1.6
-6
-1.7
-8 -1.8
0 5 10 15 20 -50 0 50 100 150
VC C (V) Tj (degree)
Charge current for VCC pin (Ipre) VH pin input current (Ipre)
vs. Junction temperature (Tj) vs. VH pin voltage (VVH)
-5 8
VVH=100V
-5.5 7
VC C =6.5V
-6
6
Ipre (mA)
IVH (mA)
-6.5
VC C =6.5V
5 Tj=25degree
-7
4
-7.5
-8 3
-50 0 50 100 150 0 100 200 300 400 500
Tj (degree) VVH (V)
1.5
-190
1.4
Iccop (mA)
Ifb0 (uA)
-200 1.3
OUT=no_load
VFB=2.5V
1.2 VIS=1V
VFB=0V fsw=110kHz
-210
VC C =15V
1.1
-220 1
-50 0 50 100 150 5 10 15 20 25 30
Tj (degree) VC C (V)
29
28.5
FA5671
Ipre (mA)
28
27.5
27
-50 0 50 100 150
Tj (degree)
8. Basic operation
The basic operation of the power supply using IC is not switching
operation with fixed frequency using an oscillator but switching with OUT
(Q1 gate)
self-excited oscillation. This is shown in Fig.1 Schematic circuit diagram
and Fig.2 Waveform in the basic operation.
t1 to t2
Q1
Q1 turns ON and then Q1 drain current Id (primary current of T1) Vds
When Q1 turns OFF, then the coil voltage of the transformer turns over
and the current IF is provided from the transformer into the secondary
side through D1. Vsub
t3 to t4
When the current from the transformer into the secondary side stops
and the current of D1 gets to zero, the voltage of Q1 turns down
ZCD Pin
rapidly due to the resonance of the transformer inductance and the 60mV
capacitor Cd. At the same time the transformer auxiliary coil voltage
Vsub also drops rapidly. 1 shot
out put
ZCD pin receives this auxiliary coil voltage but then it has a little delay (Valley
signal、set)
time because of CR circuit composed with RZCD and CZCD on the way.
t4
Current
If ZCD pin voltage turns down lower than the threshold voltage comparator
out put
(60mV(typ.)) of Valley detection, a set signal is input into R-S flip-flop (reset)
T1 D1
ZCD
comparator Cd
Q1
Driver
OUT Vds
5
R ZCD
Valley ZCD
1 shot 1 Rs
detection
C ZCD
Q S
Vsub
R IS
3
F.F.
Level
2
shift FB
Current
comparator
Fig.1 Schematic circuit diagram in basic operation
Vds
Max fsw
Valley
Signal
OUT
pulse
At each switching cycle, TURN ON is carried out at the first Valley signal that exceeds the time corresponding to the
maximum frequency limit of 120kHz (170kHz : 5571A/5671), counting from the previous TURN ON.
FB pin
Voltage
Pulse stop
voltage
VTHFB0
0.4 V (typ.)
OUT pin
Switching
pulse
When FB pin voltage drops lower than the pulse shutdown threshold voltage, switching is shut down. On the
contrary when FB pin voltage rises higher than the pulse shutdown threshold voltage, switching is started again.
FB pin voltage overshoots and undershoots centering around the pulse shutdown threshold voltage for mode
change. Continuous pulse is output during the overshoot period and long period burst frequency is obtained
during the undershoot period.
(2) Steady-state operation and frequency reduction operation at light load (FA5573/74)
fsw
Max fsw
120kHz
Min:
(ex)0.3kHz →
Po
Fig. 5 Oscillation frequency (f sw) vs output power characteristics (Po)
Vds
Max fsw
120kHz 120kHz Max fsw decrease
(ex : 0.3kHz)
Valley signal
OUT pulse
In the normal operation, each switching cycle is turned on at the first valley signal beyond the time corresponding to the
maximum frequency limitation of 120 kHz after the previous turn-on. Moreover, in the light load operation, the maximum
frequency limitation is decreased. The frequency lowers approximately to 0.3 kHz at minimum.
Vcc
18V
10.5V
9V
8V
Start up
circuit
Switching
Fig.7 Startup and shutdown (the auxiliary coil voltage is higher than 9 V)
Vcc
18V
10.5V
9V
8V
Start up
circuit
Switching
Fig.8 Startup and shutdown (the auxiliary coil voltage is lower than 9 V)
If the auxiliary coil voltage is higher than 9V, the startup circuit operates only at the startup and since then operates
being provided with the auxiliary coil voltage as a power supply.
While the auxiliary coil voltage is lower than 9V, the startup circuit continues to keep Vcc between 9V and 10.5V by
ON-OFF.
18V
10.5V
Vcc
9V
8V
Start up
Circuit
On/Off
signal
FB pin 3.5V
Timer
operation
190ms 190ms 1330ms
1520ms
190ms
Timer
output
1520ms
Switching
If the overload condition continues longer than 190ms, switching is forced to shut down using an internal timer.
The startup circuit is possible to operate within 1520ms after the beginning of the overload condition.
If the overload condition continues, switching is done for 190ms and after then Vcc is provided with the startup circuit for
1330ms and the operation shutdown condition is maintained.
When 1520ms passes after the beginning of the overload condition, a startup circuit stops its operation and Vcc begins to
decrease. When Vcc gets down to 8.0V, the IC is once reset and restarted. Since then startup and shutdown are repeated if
the overload condition continues. If the load returns to normal, the IC returns to the normal operation.
Even then, the output voltage must rise up to the setting value at the startup within 190ms settled with a timer.
■FA5572/74(latch type)
If the overload condition continues longer than 190ms, switching is forced to shut down using an internal timer, and changes
to latch mode to maintain this condition. During the condition when switching is shut down due to an overload latch, Vcc is
provided with the startup circuit and the operation shutdown condition is maintained.
To reset the overload latch, shut down the supply of Vcc from the startup circuit by stopping the input voltage and reduces
Vcc lower than 8.0V, the OFF-threshold voltage.
Even then, the output voltage must rise up to the setting value at the startup within 190ms settled with a timer.
(5) Others
By pulling-up ZCD pin voltage higher than 7.2V from the outside, shutdown can be carried out. This condition is
maintained until the input voltage is shut down and Vcc drops to the OFF threshold voltage of UVLO.
Function
(ⅰ
) Detection of timing to make a MOSFET turn ON.
Cd
(ⅱ
) Latch protection with an external signal.
(ⅲ) Latch protection for over-voltage on the secondary side. ZCD
1
30kΩ RZCD
Usage 9.2V
CZCD
(ⅰ) Detection of turn-on timing
・Connection
This pin is connected to a transformer auxiliary winding Fig.11 ZCD pin circuit
through CR circuit with RZCD and CZCD. (Fig.11) Be
careful about polarity of an
auxiliary winding. ZCD
・Operation 1
When ZCD pin voltage drops lower than 60mV, MOSFET is
9.2V Clamp
30kΩ
turned on. current
The auxiliary winding voltage swings + and – direction
widely along with switching. A clamp circuit is equipped to
protect IC from this voltage. If the auxiliary winding voltage Fig.12 Clamping circuit (auxiliary coil voltage is plus)
is plus, it passes a current shown in Fig. 12 and if minus,
shown in Fig.13. And then it clamps ZCD pin voltage.
・Complement ZCD
Since the threshold voltage of latch protection by an 1
external signal is 6.4V (min.) as described in function (ⅱ), 9.2V Clamp
30kΩ
the resistor RZCD must be adjusted for ZCD pin voltage not current
to exceed 6.4V in ordinary operation. At the same time the
resistor RZCD must be adjusted for ZCD pin current not to
Fig.13 Clamping circuit (auxiliary coil voltage is minus)
exceed the absolute maximum rating.
The MOSFET voltage oscillates just before TURN ON due
to the resonance effect between transformer inductance
and resonant capacitor Cd. CZCD is adjusted for MOSFET
to turn on at the bottom of this resonance (Fig.14).
Generally RZCD is several 10kΩ and CZCD is several Vds
10pF. However CZCD is unnecessary if good timing is
obtained.
(ⅱ
) Latch protection with an external signal
Fig.14 Vds waveform
▪ Connection
Pull up ZCD pin by an external signal.
A connection example in case of over-voltage on the 0.47uF
6
primary side is shown in Fig.15. (Constants are examples.
VCC 2.2k
Check the behavior in actual circuit.)
▪ Operation 2.2k
If ZCD pin voltage exceeds 7.2V (typ.) and this condition
continues longer than 57µs(typ.), latch protection is carried 24V
8.2k
out. ZCD
1
Once latch protection is carried out, the output pulse of the
IC is shut down and this condition is maintained. Constants are examples, and
Reset is done by decreasing Vcc lower than UVLO off- do not guarantee the operation.
threshold voltage.
Fig.15 Over-voltage protection circuit for the primary side
▪ Connection (FA5571/71A/72/73/74)
Same as (ⅰ
) Detection of turn-on timing.
▪ Operation
If the secondary output voltage (Vo) gets to the
over-voltage, the auxiliary coil voltage and ZCD pin voltage Vo
also rise.
When ZCD pin voltage exceeds 7.2V (typ.) and 2.3 uS 0V
(typ.) (71A:4.5us) passes after FET turns off, the latch 2.3us(typ)
operation is carried out being fitted with the upper condition
and output switching is shut down. (Fig.16) 7.2V(typ)
In the latch operation, Vcc voltage is maintained by the
zcd
start-up circuit and the latch operation is maintained.
pin
0V
(2) No.2 pin (FB pin)
Fig.16 ZCD pin waveform for over-voltage on the
Function secondary side
(ⅰ) Input of a feed-back signal from secondary
error-amplifier.
(ⅱ) Detection of an overload condition.
Usage
(ⅰ) Input of a feedback signal
5V
・Connection
This pin is connected with the receiver unit of a photo
coupler. Concurrently it is connected a capacitor in parallel
with the photo coupler to protect noise. (Fig. 17) 1000pF~
20kΩ
・Operation 0.01uF
This pin is biased by an IC internal power supply through a 2
diode and a resistor. FB
The FB pin voltage is level-shifted and is input into a
current comparator and finally gives the threshold voltage
for MOSFET current signal that is detected on IS pin.
Fig.17 FB pin circuit
(ⅱ) Detection of overload
・Connection
Same as (ⅰ) Input of the feed back signal.
・Operation
If the output voltage of a power supply drops lower than the
set value in an overload condition, FB pin voltage rises and
scales out. This state is detected and judged as an
overload condition. The threshold voltage to detect an
overload is 3.5V (typ).
・Complement
FA5571/71A/73/70/5671 operates intermittently in an
overload condition and auto restart if the overload condition
is removed. Refer to pages 20 for detail operation.
FA5572/74 stops switching in an overload condition and
goes into latch mode to maintain this condition. Refer to
page 21 for detail operation.
(3) No.3 pin (IS pin) increases the more power consumption in waiting
Function increases.
(ⅰ
) Detection of MOSFET current
(ⅱ
) Difficulty for a burst operation at light load
(FA5571/71A/72/70/5671)
(ⅲ) fsw reduction adjustment (FA5573/74)
(ⅳ) Detection of transformer short circuit protection
Usage
(ⅰ) Current detection
・Connection Current
Connect a current detecting resistor Rs between a source Comparator
pin of MOSFET and GNC. Input The current signal that
arises in the MOSFET is input to this resistor (Fig.18). 3
・Operation IS
A MOSFET current signal that is input into IS pin is input Rs
into a current comparator. When it gets to the threshold
voltage that is designated by FB pin, it turns off MOSFET.
The maximum threshold voltage is 1V (typ.). MOSFET Fig.18 IS pin circuit
current is restricted by the current that corresponds to this
voltage (1V) even in a transient condition at the startup or in
an abnormal condition at overload
(ⅳ) Detection of transformer short circuit protection And also attention should be paid in selecting a MOSFET to
GND
(5) No.5 pin (OUT pin) 4
Function
Driving of MOSFET.
Fig.20 OUT pin circuit (1)
Usage
・Connection
This pin is connected to MOSFET gate pin through a 6
VCC
resistor (Fig.20, Fig.21, & Fig.22).
・Operation Driver
During the period MOSFET is ON, this pin is kept in high OUT
5
position and almost the same voltage as Vcc is output.
During the period MOSFET is OFF, this pin is kept in low
GND
position and nearly zero voltage is output. 4
・Compliment
A gate resistor is connected to restrict current of OUT pin
Fig.21 OUT pin circuit (2)
and to protect oscillation of gate pin voltage.
Output current rating of IC is 0.25A for source and 0.5A for
sink.
6
VCC
(6) No.6 pin (VCC pin) Driver
Function OUT
5
) Provide power supply for IC
(ⅰ
(ⅱ) Detect over-voltage in primary side and activate GND
latch protection. (FA5671) 4
(ⅰ
) Provide power supply for IC
▪ Connection
6
Generally the auxiliary coil voltage of a transformer is
VCC
rectified and smoothed and is connected to this pin.
(Fig. 23)
In addition the auxiliary coil that is connected to ZCD pin
can also be used for this pin.
ZCD R ZCD
▪ Operation
1
The voltage provided by the auxiliary coil should be set 11V
C ZCD
to 28V(11V to 26V : FA5671) in normal operation.
It is possible to drive an IC with the current provided by the
Fig.23 VCC circuit
startup circuit without using an auxiliary coil, but standby
power increases and heat dissipation of the IC also
increases. Therefore it is better to provide Vcc from an
auxiliary coil if lower standby power is required.
Fuji Electric Co., Ltd.
AN-022E Rev.1.5 http://www.fujielectric.co.jp/products/semiconductor/
27
April 2011
http://store.iiic.cc/
FA5571/71A/72/73/74/5570/5671
・Compliment
For example, if the output voltage rises
abnormally due to the error of a feedback VH
8
circuit, also Vcc rises abnormally. When Vcc Startup
exceeds 28V, latch protection is activated. circuit VCC
start 6
on/off
Therefore that operates as over voltage
protection of primary side detection.
Fig.24 VH pin circuit (1)
(7) No.7 pin (N.C.)
As this pin is next to a high voltage pin, this pin is not yet
connected to IC inside.
At this time, the output current shut down in the latch mode
varies according to the input voltage. In some case of IS
3 Ris Rs
shutdown in the latch mode, the higher the input voltage is,
the bigger the output current becomes. FA5571/72/
73/74
If this behavior is a problem, a resistor Ris should be
4
connected between a current detection resistor Rs and IS GND
pin and additionally a resistor R1 should be added for
compensation. A resistor R1 is approximately several Fig.27 Compensation for overload protection
100kΩ to several MegΩ depending on Ris.
Be careful that even if the input voltage is low with
compensation, the output current of a power supply that is
shut down in the latch mode is reduced a little.
C1
(3-1) FB pin
OUT
FB pin provides the threshold voltage to a current FA5571/72/ 5
comparator. If this pin is impressed noise, it causes 73/74
disturbance of the output pulse. Usually a capacitor C2 is 2
FB
connected for noise protection as shown in Fig.29. Shunt
C2
Regulator
(3-2) IS pin
Since this IC has blanking function, it hardly causes the
malfunction due to the surge current generated at turn-on of Fig.29 Noise malfunction protection (FB pin)
a MOSFET.
But if the surge current generated at turn-on is big or the
noise other than turn-on is impressed from outside, the
malfunction may occur.
In such a case, a CR filter should be added to IS pin as C1
shown in Fig. 30.
Ris
(3-3) VCC pin IS
3 C3 Rs
Big current flows into VCC pin at the moment to drive a
MOSFET and relatively big noise is easy to occur. FA5571/72/
The current provided from an auxiliary coil also generates 73/74
the noise.
4
If this noise is big, it may cause malfunction of IC. A GND
decoupling capacitor C4 (over 0.1uF) should be added
between VCC and GND in addition to an electrolytic Fig.30 Noise malfunction protection (IS pin)
condenser to reduce the noise generated in VCC pin as
shown in Fig.31. C4 should be allocated nearest to VCC pin
of the IC.
6
VCC C4
ZCD
1
Example)
If VH pin is connected to half-wave rectifier in case of AC
100V input, the average voltage impressed to VH pin is
about 45V.
In this condition we suppose Vcc=15V, Qg=80nC and
fsw=60kHz at Tj=25℃.
In case of FA5571, each value is as follows according to
specific data. IHrun=30μA (typ.), Iccop1=1.35mA (typ.)
Then the typical loss of the IC is calculated as follows.
Pd ≈ 15V x (1.35mA + 80nC x 60kHz) + 45V x 30μA
≈ 93.6mW
Fuji Electric Co., Ltd.
AN-022E Rev.1.5 http://www.fujielectric.co.jp/products/semiconductor/
31
April 2011
http://store.iiic.cc/
FA5571/71A/72/73/74/5570/5671
FA5571/72/
73/74
4
GND
▪ Separate the patterns on the minus side in 1) to 4) to avoid interference from each other.
▪ To reduce the surge voltage of the MOSFET, minimize the loop of the principal current path.
▪ Install the electrolytic and film capacitors between the VCC terminal and the GND in a closest position to each terminal in
order to connect them at the shortest distance.
▪ Install the filter capacitors for the FB, IS, and ZCD terminals and the like in a closest position to each terminal in order to
connect them at the shortest distance. Especially, separate the pattern on the minus side of the FB terminal from the other
patterns if possible.
▪ Avoid installing the control circuit and pattern with high impedance directly below the transformer.
Principal current
1 10,11,12 1 Output
AC Input
FB1
4
4 7,8,9
CN2
Drive current
6
8 7 6 5
VH (NC) VCC OUT
FA5571/72/
73/74
ZCD FB IS GND
5
1 2 3 4
Especially the latch stop functions in 1) and 2) above added for the FA5571 series may cause latch stop in noise tests such
as a surge test. Any of the following adjustments can be performed as a measure in some cases:
(2-1) If the overvoltage protection function is estimated to have caused the latch stop
The latch by surge may be prevented if a capacitor CZCD with as much capacity as possible is attached to the ZCD terminal.
Since the timing of the bottom detection when it is turned on is changed if the capacity of the capacitor CZCD is increased,
reduce the resistance RZCD to adjust the time constant.
However, the overvoltage detection level is increased because of the reduced RZCD. As shown in fig. 37, add and connect
resistor R1 in parallel with the IC built-in resistor to adjust the overvoltage detection level.
Since there is a possibility that this affects the standby electricity, check if it does.
(2-2) If the short-circuit protection function of the transformer is estimated to have caused the latch stop
The latch by surge may be prevented if increasing filter capacitor Cis of the IS terminal as much as possible. However,
reduce the resistance Ris to adjust the time constant of the filter.
When the resistance Ris cannot be much increased because of the increased capacitor Cis, if it is intended to prevent the
burst mode from being easily entered in particular, the adjustment cannot be performed.
In that case, as shown in fig. 38, add resistor R2 between the IS and VCC terminals to increase the IS terminal voltage in
order to prevent the burst mode from being easily entered.
VCC
ZCD RZCD 6
1 FA5571/72/ R2
Ris
R1 73/74 3
30kΩ CZCD
IS Rs
Cis
4
GND
Fig. 37 Cause: overvoltage protection function Fig. 38 Cause: short-circuit protection function
of the transformer
R3 Vout
Ris
OUT
IS FA5571/72/ 5
3 Rs 73/74
Cis
2
FA5571/72/ FB
73/74 Shunt
Regulator
4
GND
Fig. 39 Moving the burst point Fig. 40 Changing the burst frequency
C15 R19
470pF 22Ω
DS3
YG865C15R
150V/20A
DS1 L1
C2 C4 D10XB60H
F1 2.2uH P3
2200pF 0.22uF
NF1 1 10,11,12
1 1
8mH
R1 R3 C7 19V / 5A
DS2
AC85 to 1MΩ
C6
100kΩ 0.01uF
YG865C15R 2
C1
264V 3 R2 0.47uF 470uF
D1
150V/20A
1MΩ 1kV/0.5A T1
P2 Np:Ns:Nb=35:8:8
C16 C17 C18 C19 3
Lp=340uH 2200uF
5 C3 FB1 2200uF 470uF 0.1uF
2200pF
CN1 P1 4
4 7,8,9
TR1 CN2
HS1 2SK3677-01MR C23 P4
700V/12A 0.1uF
C8
R6 HS2 R20
470pF
22Ω 2.2kΩ R22
13kΩ
R11 R10 R4 R5
R7 10kΩ
4.7kΩ 22Ω 0.22Ω
47Ω R21 PC1A
R12 D2 R13 D4 2.2kΩ
4.7kΩ 200V/1A FB4 4.7Ω 400V/1A C21
6 2200pF
R23
10kΩ C22
8 7 6 5 0.1uF
VH (NC) VCC OUT
C12
22pF
DS3
YG865C15R
150V/20A
DS1 L1
C2 C4 D10XB60H
F1 2.2uH P3
2200pF 0.22uF
NF1 1 10,11,12
1 1
8mH
R1 R3 C7 19V / 5A
DS2
AC85 to 1MΩ
C6
100kΩ 0.01uF
YG865C15R 2
C1
264V 3 R2 0.47uF 470uF
D1
150V/20A
1MΩ 1kV/0.5A T1
P2 Np:Ns:Nb=35:8:8
C16 C17 C18 C19 3
Lp=340uH 2200uF
5 C3 FB1 2200uF 470uF 0.1uF
2200pF
CN1 P1 4
4 7,8,9
TR1 CN2
HS1 2SK3677-01MR C23 P4
700V/12A 0.1uF
D3 C8
R6 HS2 R20
600V/1A 470pF
22Ω 2.2kΩ R22
13kΩ
R11 R10 R4 R5
R7 10kΩ
4.7kΩ 22Ω 0.22Ω
47Ω R21 PC1A
R12 D2 R13 D4 2.2kΩ
4.7kΩ 200V/1A FB4 4.7Ω 400V/1A C21
6
2200pF
R23
10kΩ C22
8 7 6 5 0.1uF
VH (NC) VCC OUT
C12
22pF