Scribd
Upload
25 views

Ex 2

Uploaded by

Mário Michaque
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
25 views

Ex 2

Uploaded by

Mário Michaque
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 7

EXPERIMENT 2

AIM: Configuring NAND and NOR logic gates as universal gates.

Virtual Lab Link:


Welcome to Virtual Labs - A MHRD Govt of india Initiative (vlabs.ac.in)
Online Circuit Simulator Link:
https://www.deldsim.com/simulator/

Components
 IC 7400 2 input NAND Gate.

 IC 7402 2 input NOR Gate

Theory:

Universal Logic Gates


The NAND and NOR gates are the complements of the AND and OR functions respectively
and are individually a complete set of logic as they can be used to implement any other
Boolean function or gate. But as we can construct other logic switching functions using just
these gates on their own, they are both called a minimal set of gates. Thus, the NAND and the
NOR gates are commonly referred to as Universal Logic Gates.

Implementation of Universal Logic Gates Function Using Only NAND


NAND gate is actually a combination of two logic gates i.e. AND gate followed by NOT gate. So
its output is complement of the output of an AND gate. This gate can have minimum two inputs.
By using only NAND gates, we can realize all logic functions: AND, OR, NOT, Ex-OR, Ex-
NOR, NOR. So this gate is also called as universal gate.

NAND gates as OR gate


From DeMorgan’s theorems:
(A.B)’ = A’ + B’
(A’.B’)’ = A’’ + B’’ = A + B
So, give the inverted inputs to a NAND gate, obtain OR operation at output.

NAND gates as AND gate


A NAND produces complement of AND gate. So, if the output of a NAND gate is inverted,
overall output will be that of an AND gate.
Y = ((A.B)’)’
Y = (A.B)
Digital Electronics (01EC0102) 2nd Semester page no
NAND gates as Ex-OR gate
The output of a two input Ex-OR gate is shown by:
Y = A’B + AB’.
This can be achieved with the logic diagram shown in the left side.

NAND gates as Ex-NOR gate


Ex-NOR gate is actually Ex-OR gate followed by NOT gate. So, give the output of Ex-OR gate to
a NOT gate, overall output is that of an Ex-NOR gate.
Y = AB+ A’B’

Thus, ALL other logic gate functions can be created using only NAND gates making it a universal
logic gate.
Implementation of Universal Logic Gates Function Using Only NOR
NOR gate is actually a combination of two logic gates: OR gate followed by NOT gate. So, its
output is complemented of the output of an OR gate. This gate can have minimum two inputs,
output is always one. By using only NOR gates, we can realize all logic functions: AND, OR,
NOT, Ex-OR, Ex-NOR, NAND. So, this gate is also called universal gate.

Digital Electronics (01EC0102) 2nd Semester page no


NOR gates as OR gate
A NOR produces complement of OR gate. So, if the output of a NOR gate is inverted, overall
output will be that of an OR gate.
Y = ((A+B)’)’
Y = (A+B)

NOR gates as AND gate


From DeMorgan’s theorems:
(A+B)’ = A’B’
(A’+B’)’ = A’’B’’ = AB
So, give the inverted inputs to a NOR gate, obtain AND operation at output.

NOR gates as Ex-OR gate


Ex-OR gate is actually Ex-NOR gate followed by NOT gate. So give the output of Ex-NOR gate
to a NOT gate, overall output is that of an Ex-OR gate.
Y = A’B+ AB’

NOR gates as Ex-NOR gate


The output of a two input Ex-NOR gate is shown by: Y = AB + A’B’. This can be achieved with
the logic diagram shown in the left side.

Digital Electronics (01EC0102) 2nd Semester page no


Thus, ALL other logic gate functions can be created using only NOR gates making it also a
universal logic gate.

Note also that the implementation of the Exclusive-OR gate is more efficient using NAND gates
compared to using NOR gates, while the implementation of the Exclusive-NOR gate is more
efficient with NOR gates compared to using NAND gates as in each case only four individual
logic gates are required. In other words we can create all the Boolean functions using just one
7400 NAND or one 7402 NOR chip including its various sub-families.

Draw Logic Diagram:

Basic Gates using NAND Gates:

Basic Gates using NOR Gates

Digital Electronics (01EC0102) 2nd Semester page no


Procedure:

Paste your delsim simulation result screen shot here:

Paste your virtual lab logic circuit result here:

Conclusion:

Post Lab Exercise

Digital Electronics (01EC0102) 2nd Semester page no


1. Logically, the output of a NOR gate would have the same Boolean expression as a(n):
A. NAND gate immediately followed by an inverter

B. OR gate immediately followed by an inverter

C. AND gate immediately followed by an inverter

D. NOR gate immediately followed by an inverter

2. If a 3-input NOR gate has eight input possibilities, how many of those possibilities will result in a
HIGH output?
A. 1

B. 2

C. 7

D. 8
3. The output of a NOR gate is HIGH if ________.
A. all inputs are HIGH

B. any input is HIGH

C. any input is LOW

D. all inputs are LOW


4. What does the small bubble on the output of the NAND gate logic symbol mean?
A. open collector output

B. tri-state

C. The output is inverted.

D. none of the above


5. The NOR logic gate is the same as the operation of the ________ gate with an inverter connected to
the output.
A. OR

B. AND

C. NAND

D. none of the above


6. The logic expression for a NOR gate is ________.
A.

B.

C.

Digital Electronics (01EC0102) 2nd Semester page no


D.
7. Which of the following gates is described by the expression ?
A. OR

B. AND

C. NOR

D. NAND
8. How many entries would a truth table for a four-input NAND gate have?
A. 2

B. 8

C. 16

D. 32
9. From the truth table for a three-input NOR gate, what is the only condition of inputs A, B, and C that
will make the output X high?
A. A = 1, B = 1, C = 1

B. A = 1, B = 0, C = 0

C. A = 0, B = 0, C = 1

D. A = 0, B = 0, C = 0
10. The logic gate that will have a LOW output when any one of its inputs is HIGH is the:
A. NAND gate

B. AND gate

C. NOR gate

D. OR gate

Sign: Date:

Digital Electronics (01EC0102) 2nd Semester page no

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy