Scribd Logo
Upload

Welcome to Scribd!

  • 1 views

    HW-4, LOGICasdsad

    Uploaded by

    Osama Alyasi
    asdasd asd

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    HW-4, LOGICasdsad

    Uploaded by

    Osama Alyasi
    1 views12 pages
    asdasd asd

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    asdasd asd

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    1 views12 pages

    HW-4, LOGICasdsad

    Uploaded by

    Osama Alyasi
    asdasd asd

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 12

    KINGDOM OF SAUDI ARABIA

    Ministry of Education
    KING ABDULAZIZ UNIVERSITY

    Faculty of Engineering at Rabigh ‫ﻛﻠﻴﺔ اﳍﻨﺪﺳﺔ ﺑﺮاﺑﻎ‬


    Electrical Engineering Department
    ‫ﻗﺴﻢ اﳍﻨﺪﺳﺔ اﻟﻜﻬﺮﺎﺑﺋﻴﺔ‬

    Assignment 4 Spring 2024


    Course Name Digital Logic Design
    Date : 11/03/2024
    Course Code EEN 212 Deadline

    Name:
    Abdullah Saeed Alsubhi
    ID No:
    2236085
    For official use only

    Points

    20

    With my best wishes

    Dr. Farid Shawki Al-Hosarey


    QUESTIONS AND PROBLEMS
    1. Design a 4-bit adder to add A and B and execute the following:
    A+B=1001+0101
    2. Add the suitable components to the previous 4-bit adder to perform the
    following subtraction operation:
    A–B=1101–1001
    3. Design a BCD adder to add the decimal digits A and B and find the result of
    the operation A + B = 8 + 6
    4. Consider the following circuit with an active high output decoder. Draw a
    truth table for X and Y in terms of a, b, and c.

    5. We wish to design a decoder, with three inputs, x, y, z, and eight active high
    outputs, labeled 0, 1, 2, 3, 4, 5, 6, 7. There is no enable input required. (For
    example, if xyz = 011, then output 3 would be 1 and all other outputs would
    be 0.) The only building block is a two-input, four-output decoder (with an
    active high enable).

    6. We wish to build a 32-way active high decoder, using only the four-way
    decoders shown here.

    7. For the following functions, implement them only using as many of the
    decoders shown below as needed and three OR gates (with as many inputs as
    necessary). If possible, limit the OR gates to less than eight inputs and use only
    2
    four decoders.

    8. Create an eight-way multiplexer using some of the 2-way multiplexers of


    Figure.

    9. Implement the function


    f (w, x, y, z) =∑m(0, 1, 5, 7, 8, 10, 13, 14, 15)
    a. Using two 8-way multiplexers with an active low enable, plus an OR gate
    b. Using one 8-way multiplexer

    10. We have a special eight-segment display, as shown below.

    We want to display the numbers from 0 to 15, as shown on the next figure, where a
    dashed line means an unlit segment and a solid line a lit one. Note that for 6 and 9, one
    segment each may be lit or unlit, as you wish.
    3
    Design a system that accepts as an input a 4-bit number, A, B, C, D and produces the
    eight outputs, X1, X2, . . . , X8 under each of the following constraints.
    (2 solutions)

    You might also like

    pFad - Phonifier reborn

    Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

    Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


    Alternative Proxies:

    Alternative Proxy

    pFad Proxy

    pFad v3 Proxy

    pFad v4 Proxy