Scribd Logo
Upload

Welcome to Scribd!

  • 4 views

    Jagadeesh CV1

    Uploaded by

    Âbhi Jaiswal

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    Jagadeesh CV1

    Uploaded by

    Âbhi Jaiswal
    4 views1 page

    Original Title

    Jagadeesh_CV1

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    4 views1 page

    Jagadeesh CV1

    Uploaded by

    Âbhi Jaiswal

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 1

    Jagadeesh Kasani

    +91-8688291146 | # jagadeeshkasani2255@gmail.com | ï JagadeeshK | github.com/Jagadeesh21K


    Education
    National Institute of Technology, Rourkela Odisha, India
    Bachelor of Technology in Electrical Engineering December 2020 – July 2024
    Cumilative GPA: 8.16/10
    Relevant Coursework: Analog, Digital Electronics, Embedded systems, CMOS, STA, Computer Architecture.
    Academic Projects
    Design of Digital Filters on FPGA for low power application | Prof. Supratim Gupta Aug 2023 – May 2024

    • Programming Xilinx Artix A7 FPGA board for digital filter implementation in Vivado.
    • Extracted filter coefficients from Matlab to form different lattice filters.
    • Achieved hardware interface of FPGA to run synthesisable verilog filter modules.
    AHB2APB Bridge RTL design using Verilog HDL | Maven Silicon May 2023 – Jul 2023

    • Designed an RTL-based bridge that interfaces a High-performance AHB bus to a low-power APB bus.
    • Successfully verified the timing diagrams of bridge module for various R/W, burst/wrap techniques.
    • Top-level module is simulated in Modelsim and the final model is synthesized in Quartus prime to achieve the
    netlist of working bridge module.
    Implementation of FSM based Ideal vending machine Dec 2022

    • Created a Verilog implementation of a change system in an FSM-based Vending Machine using State analysis.
    • Tested the code integrity for various testbenches, ensuring code correctness and hardware reliability.

    Certifications
    VLSI Design Methodologies | Maven Silicon May 2023
    • Certification in front end VLSI course which imparts the VLSI Design Flow, Digital Design and RTL programming

    using Verilog HDL.

    Website hosting using wordpress | Coursera Jun 2022


    • Successfully completed building a website on WordPress with free hosting and a subdomain through guidance with

    Coursera project networks..

    Computer Architecture Winter school | NSM-CAWS 2021 Dec 2021


    • Attended the winter school organised by PES University along with nodal center of IIT Madras.

    • Introduction to COA Tools and simulators and their installation.

    Technical Skills
    Hardware Design Languages: Verilog HDL, VHDL.
    Programming Languages: C, C++, Python (basics).
    Simulation Tools: Quartus Prime, Xilinx Vivado, NI Multisim, Modelsim,Cadence tools, Proteus.
    Softwares: MATLAB, VS Code, LaTEX.
    Languages: English, Hindi, Telugu.

    Extra curricular activities


    • Training LLMs as Prompt Engineer | part-time @ Soul AI
    • Member of Core Team, Registration and Helpdesk | VRIDDHI 2022, NIT Rourkela.
    • Freelance Content Writer | College dunia Web Pvt. ltd.
    • Member of Content Team | Algorithmic and Programming Society, NIT Rourkela.

    You might also like

    pFad - Phonifier reborn

    Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

    Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


    Alternative Proxies:

    Alternative Proxy

    pFad Proxy

    pFad v3 Proxy

    pFad v4 Proxy