USER DEFINED PRIMITIVE Verilog Codes
USER DEFINED PRIMITIVE Verilog Codes
0 ? : 0; initial begin
? 0 : 0; a=0 ; b =0;
1 1 : 1; #2;
endtable a=0 ; b=1;
endprimitive #2;
a=1 ; b=0;
end
initial begin
end
endmodule
2. OR gate UDP
0 0 : 0; initial begin
? 1 : 1; a=0 ; b =0;
1 ? : 1; #2;
endtable a=0 ; b=1;
endprimitive #2;
a=1 ; b=0;
#2;
a=1 ; b=1;
time= 0 , a = 0 , b = 0 , y=0 #2;
time= 2 , a = 0 , b = 1 , y=1
time= 4 , a = 1 , b = 0 , y=1 end
time= 6 , a = 1 , b = 1 , y=1
initial begin
end
endmodule
1. And gate UDP
USER DEFINED PRIMITIVE