0% found this document useful (0 votes)
54 views

CS-2-chp3

hsc tps 12th cs2 chp3

Uploaded by

parijain1618
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
0% found this document useful (0 votes)
54 views

CS-2-chp3

hsc tps 12th cs2 chp3

Uploaded by

parijain1618
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
You are on page 1/ 7
INTRODUCTION q ‘As explained in the last topic the first microprocessor was a 4-bit in 1978 Intel introduced the 1p 8088 and 8086. The IBM-PC and PC-XT on 8088 and then Intel started this family by means of advance v 80286,80386 ,80486 working as powerful microprocessors. The develo CPU chips by Intel continued the latest microprocessors Pentium, Pe Celeron core came in to existence. These microprocessors developed by. 3.1 16-BIT MICROPROCESSORS 16-bit jtps families are used primarily in jicomputers and are orien addressing megabytes of memory. eg Intel 8086/8088 80186/286 Zilog Z 8001/8002 ‘Motorola 68000 and NS 16000 Apart from the design concepts and instructions sets, one of the critical decide capability of ip is the number of pins available, Primary objectives of these X-86 family <2) Increase memory-addressing capacity. <2)Ancrease execution speed. \AJ Provide a powerful instruction set. -4)- Facilitating programming in high-level languages, inction in multiprocessor environment, ‘These objectives can be met by using various design concepts. Let us see each microprocessor with their special features : INTEL 8086/8088 MStt ao bye >“Atis al6-bit up Special een ferhoes of 9086 ~+7 Capable of addressing 1 MB of memory its address bus is 20 bi ++ Chock frequencies from 5 MHz. 10MHz, S820 bit 2=1MB)E * 8-bit external data-bus. *~ Operates in two modes Minimum mode and Maximum mode 85 20 era ‘i al Boas el ier etera dein, A r nment, M signals are multip lexed pis-Aoo multiplexed. ih the address bus, in instruction queue. EU continuously becomes empty. Such a processing is known a8 parallel Ki me ster provides a base address and another register supplies offset ind are 0 e addressing capacity. EU and BIU of 8086 t EU i Es= extra segment i > wode ' fon] SS = Stack 1 in OS = Naka» 1 i \ 1 1 Registers: the critical fa! re copl* yi) pit © mming Model Of 8086 " ra Sat cee includes four 16-bit general-purpose 1 CX, DX. They are equivalent to 4 Accumulators even though | assigned additional special functions. Each register can be register and are compatible with 8085 registers e.g. HL register pa as BX register. BX: BH (B-Higher) and BL (B-Lower) a = os a cs = sf e a ee mo x 3 source Woe = I o esruanon mob _ a mck ronren % 5 a cove seamen 5 A Erg ' Register Model of 8088/8086/80286 Reglster Model of 32-bit Fig.(3.2) Programming Register Model Of X-86 family, ‘The next 4 registers are SP, BP, SI and DI, which are 16-bit regi memory pointers). q * SP ( Stack Pointer), BP (base pointer), SI (Source Index) and DI Index) are used as index registers which are not present in 8085, Next group of registers are called as segment registers: CS (Code: DS (Data Segment), SS (Stack Segment) and ES (Extra Segment). These segment registers are combined with memory pointers to | memory address, * Instruction pointer (IP) is same as Program Counter in 8085. A flag register includes 9 flags. These flags are divided into two groups! 6- bit data flags and 3- bit control flags, IF AC Fig.(3.3) Flag Register of 2086 “The first five bits are identical to 8085. os flag category OF (Overflow) flag is there, rests of the flags are same as a OF - Overflow Flag — Used in signed numbers, when the result of signed number istoo large, causing MSB to overflow into the sign bit, this flag is set. « DE= Direction Flag — Used to control the direction (increment/decrement) of the ‘operation. + IB™ Interrupt Flag - Used to enable or disable external maskable interrupt requests. + TF—Trap Flag — used for single stepping instructions, Programming register model of 32-bit version of up As shown in fig. (3.2) the programming register model is almost identical with 8086 only the registers have Extended length hence called EAX,EBX,ECX, ESI, EDI tie, these registers can be used as 16-bit or 32-bit registers. The segment registers are identical with 8086 but additional flags (E flags) are used in these yup .The flag register is 32-bit. Microprocessor 8086 1. It is a 16-bit Microprocessor, 2.Address bus is 20- bit hence can access J Itis a 8-bit Microprocessor. 2 Address bus is 16-bit hence can access it provides 16-bit Registers AXBX, = jides 8-bit Registers A,B.H,... It prox 4. 8-bits of Seren ‘bus ADy — AD; are | 4. 16-bits of Address bus ADo — AD; are: multiplexed. multiplexed. 5. =a bit and contains 5| 5.Flag Register is 16-bit and contains 9 \Flag Register is 8-bit an ae 6. There are two operating modes. perated only in one mode Tisai ion of 8086. —PAAtis a 16-bit Microprocessor extended version of 8086. 68 0, ee Bien 16 MB of memory its address bus is 24bit (2*S16MB) ‘+ Clock frequencies from 6MHz. to 20 MHz. el y ayo DA nl. 262 Introduction to X-86 Itean support a memory management unit, through it ean address 1Gb_ me virtual memory. ite is built in mechanisms that can protect sys i sor includes variou - i Pfam user programs and restrict access fo some regions of memory + tis designed for multiuser system. : INTEL 80386 ‘© It isa 32-bit Microprocessor extended version of 80286. : + 132pin grid array package Be i * Capable of addressing 4GB of memory its address bus is 32bit (2"°= 4GB) is! * Clock frequencies from 16M to 33 MHz. #80386 has 32-bit registers and compatible with 8086 + Execution of instructions is highly pipelined and the processor is designed ‘operate in a multiuser and multitasking environment. t Comparison of major features of X-86 family bo Microprocessor [8086 | 80286 | 80386 [80486 | Pentium E Data bus (bits) 16 16 32 327 | 64a ip! Address Bus (bits) |__20 24 32 32 32 a Operating speed] 5-10 | 620 | 16-33 | 25-50 | 50-100 E MHz I Memory capacit IMB | 16MB | 4GB_|_4GB_| _4GB ' ‘Memory Extemal [Extemal [External | Tntemal | Intetnal ‘management PC Type (BM) | PC-XT | PC-AT | PC-AT | PC-AT | PCAT Math Co-Provessor | Extemal | Extemal | External | Internal | Internal en Tntroduction i978 | 1982 [1985 | 1989 [1993 th INTEL 80486 as * Upgraded, faster version of 80386. ig * DX type version is a 32-bit processor housed i in pri ‘can operate with clock frequencies from 25 Meco er ! ‘+ Design is based on 1.2 mili i a i ¥ 386 procescon Million transistors compared to 300 thousand transistors et Important concepts that are builtin to 486; 8) Built-in math-co-processor eee eo {dn 386 muth-co-prosessoris external) «Math instructions in 486 system: E b) 8 Kbyte of code and data enemas sa ae : ©) Highly pipelined execution unit. ‘i +The execution time for many instructions is 1 clock period, a “qomraly used fr high-end computers and new environment are suited for ned to facilitate the execution of high-level languages and ‘ser and multiprocessing systems. + Desigt sli sg INTEL PENTIUM PROCESSOR A enum processor has a 32-bit address bus and 64-bit data bus and designed to tperate rom 60 MZ, to 233 MHz. Twa software compatible withthe previous fine lgpand itis also designed for easy upgradability. Frosdes many advanced features normally available in mainframe computers. ‘The processor is ideally suited for high-end desktop PCS, ‘workstations and R/W " lservers where high-speed computation like 3D graphies is needed. Can mun an advanced operating system like UNIX. wipe enhancement of some of the features available on 486 prone oe Supports either traditional memory page size 4Kbyte or the larger size of 4 Mbyte. Has 64-bit data bus, increases the processing speed. Suited for multiprocessing applications. ‘Maintains data integrity in multiple ps. of Intel tips from 8086/88 to $86 | 80486 [Pea ADVANCED DESIGN FEATURES OF PENTIUM 1) Dual Pipelining architecture oe tae to exeeution units with dual pipelined afchitsesan, able to ex ia | Binaries tattanenisly per clock cycle and achieve a DBR level of 2) On-chip eache memory for AI gy tis found that the speed of CP! j SS) sedis very tow as compared 10 CPU speed. f i Speed memory is used to store current progran® s CPU with faster rate, The cache holds those ‘segments of program and data fequently required by CPU and for remaining POP and data CPU ‘memory. Using a cache by CPU results in best performance of a computer SY} ‘Allatest CPU make use of cache. ‘Pentium has 2, 8 Kbytes on cache chip, one for code and other for data. Which the need for the proce 0 off the chip and access the main memory dur ‘improving performance of HP- and data and to make it a t 3) The Branch prediction Fe prane Pret ique implemented in this fp to improve 1 Rr ‘ere most likely set of instructions 10 ‘be executed is predetermined. Using ‘branch treiction it makes an intelligent guess of the next conditional instruct instruction eache from running dry during, conditional instruction. i floating point unit ‘ x a Oa Eee isle point unit that incorporates highly sophisti = is i stage pipelining and hardwired codes. 6) Performance monitoring Processor design enables the use 7) 64-bit data bus i ‘ Pentium has a wide 64-bit data bus whi QUESTIONS xr to monitor the performance of the processor. ch results in high speed data transfer. Select the correct Alternatives ee a) The microprocessor 8088 is a ___ bit microprocessor. 4) 8-bit, ii) 16-bit, iii) 64-bit b) pp 8086 has flag register. i) 8-bit, i) 16-bit, iil) 12-bit ©) The first 32-bit microprocessor is i) 8085, ii) 8086, iii) 80386, iv) 80486 4) The only 64-bit microprocessor in X-86 family is i) 80386, ii) 8086, iti) 80486, iv) Pentium ©)80386isa__. )8 bit microprocessor, b) 16 bit microprocessor, ¢) 32 bit microprocessor, d) 4 bit microprocessor 2) Compare microprocessor 8085 with 8086. 3) Compare any four specifications of different up in X-86 family. 4) Compare any four features of 80386 and 80486. 2 ‘What do you mean by: a) cache memory, b) multiplex address/data bus ) Sia ‘he programming model for 32 bit version of X-86 family with 7), Explain the advantages of the following feature: i 4 7 it Data Bus (Specimen Pay a 6 8) List the advanced microproc INTEL Paper,Mar.2006,10) atts Gf Avene a Be family and mention tig 9) Compare any four attributes of 8 i 10) Explain the main features of a raed 11) Draw a neat labeled diagram of flag register of X86 famil 12) Draw a neat labeled diagram of programming model of X86 fami 13)Discuss in brief the members of X-86 family beyinnine Regge, ginning from 80386. (Mar. 14) Compare any four features of 80486 and Pentium Processor m microprocessor. (Mar. 2 Answers Q.(1) @16-bit (b)16-bit (€)80386 (4)Pentium (e) 32 bit micro processor

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy