X12DAi-N6 User's Manual

Download as pdf or txt
Download as pdf or txt
You are on page 1of 168

X12DAi-N6

USER'S MANUAL
Revision 1.1a
The information in this user’s manual has been carefully reviewed and is believed to be accurate. The manufacturer
assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment
to update or to keep current the information in this manual, or to notify any person or organization of the updates.
Please Note: For the most up-to-date version of this manual, please see our website at www.supermicro.com.

Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual
at any time and without notice. This product, including software and documentation, is the property of Supermicro and/
or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except
as expressly permitted by the terms of said license.

IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL,
INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO
USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
IN PARTICULAR, SUPER MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE,
SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING,
REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the
State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution
of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.

FCC Statement: This equipment has been tested and found to comply with the limits for a Class A digital device
pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful
interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can
radiate radio frequency energy and, if not installed and used in accordance with the manufacturer’s instruction manual,
may cause harmful interference with radio communications. Operation of this equipment in a residential area is likely
to cause harmful interference, in which case you will be required to correct the interference at your own expense.

California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate warning applies only
to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate Material-special handling may apply.
See www.dtsc.ca.gov/hazardouswaste/perchlorate”.

WARNING: This product can expose you to chemicals including


! lead, known to the State of California to cause cancer and birth
defects or other reproductive harm. For more information, go
to www.P65Warnings.ca.gov.

The products sold by Supermicro are not intended for and will not be used in life support systems, medical equipment,
nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency communication devices or other critical
systems whose failure to perform be reasonably expected to result in significant injury or loss of life or catastrophic
property damage. Accordingly, Supermicro disclaims any and all liability, and should buyer use or sell such products
for use in such ultra-hazardous applications, it does so entirely at its own risk. Furthermore, buyer agrees to fully
indemnify, defend and hold Supermicro harmless for and against any and all claims, demands, actions, litigation, and
proceedings of any kind arising out of or related to such ultra-hazardous use or sale.

Manual Revision 1.1a

Release Date: April 22, 2022

Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this
document. Information in this document is subject to change without notice. Other products and companies referred
to herein are trademarks or registered trademarks of their respective companies or mark holders.

Copyright © 2021 by Super Micro Computer, Inc.


All rights reserved.
Printed in the United States of America
Preface

Preface

About This Manual


This manual is written for system integrators, IT technicians, and knowledgeable end users.
It provides information for the installation and use of the X12DAi-N6 motherboard.

About This Motherboard


The Supermicro X12DAi-N6 supports the 3rd Gen Intel® Xeon® Scalable Processors (in
Socket P+) with up to 40 CPU cores per CPU and a thermal design power (TDP) of up to
270 W. Built with the Intel C621A chipset, the X12DAi-N6 supports up to 4TB 3DS LRDIMM/
LRDIMM/3DS RDIMM/RDIMM DDR4 ECC memory with speeds of up to 3200 MHz in 16
DIMM modules (See the note below), five PCIe 4.0 x16 slots, one PCIe 4.0 x8 slot, eight
SATA 3.0 ports, two M.2 slot, 1G Base-T ports, a Trusted Platform Module (TPM) header, and
built-in PCIe storage solution enhancement via Intel VROC. The X12DAi-N6 is optimized for
high-performance, high-end computing platforms that address the needs of next generation
workstation applications. Please note that this motherboard is intended to be installed and
serviced by professional technicians only. For processor/memory updates, please refer to our
website at http://www.supermicro.com/products/.
Note 1: Intel® Optane™ Persistent Memory (PMem) 200 Series is supported by the
3rd Gen Intel Xeon Scalable (83xx/63xx/53xx/4314 Series) Processors.

Note 2: Memory speed support depends on the processors used in the system.

Conventions Used in the Manual


Special attention should be given to the following symbols for proper installation and to prevent
damage done to the components or injury to yourself:

Warning! Indicates important information given to prevent equipment/property damage


or personal injury.

Warning! Indicates high voltage may be encountered while performing a procedure.

Important: Important information given to ensure proper system installation or to


relay safety precautions.

Note: Additional Information given to differentiate various models or provides infor-


mation for proper system setup.

3
Contacting Supermicro

Contacting Supermicro

Headquarters
Address: Super Micro Computer, Inc.
980 Rock Ave.
San Jose, CA 95131 U.S.A.
Tel: +1 (408) 503-8000
Fax: +1 (408) 503-8008
Email: marketing@supermicro.com (General Information)
support@supermicro.com (Technical Support)
Website: www.supermicro.com

Europe
Address: Super Micro Computer B.V.
Het Sterrenbeeld 28, 5215 ML
's-Hertogenbosch, The Netherlands
Tel: +31 (0) 73-6400390
Fax: +31 (0) 73-6416525
Email: sales@supermicro.nl (General Information)
support@supermicro.nl (Technical Support)
rma@supermicro.nl (Customer Support)
Website: www.supermicro.nl

Asia-Pacific
Address: Super Micro Computer, Inc.
3F, No. 150, Jian 1st Rd.
Zhonghe Dist., New Taipei City 235
Taiwan (R.O.C)
Tel: +886-(2) 8226-3990
Fax: +886-(2) 8226-3992
Email: support@supermicro.com.tw
Website: www.supermicro.com.tw

4
Super X12DAi-N6 User's Manual

Table of Contents
Chapter 1 Introduction
1.1 Checklist................................................................................................................................7
1.2 Processor and Chipset Overview........................................................................................17
1.3 Special Features.................................................................................................................18
1.4 System Health Monitoring...................................................................................................18
1.5 ACPI Features.....................................................................................................................19
1.6 Power Supply.......................................................................................................................19
1.7 Serial Port............................................................................................................................19
1.8 Intel® Optane™ Persistent Memory (PMem) 200 Series Overview...................................20
Chapter 2 Installation
2.1 Static-Sensitive Devices......................................................................................................21
2.2 Processor and Heatsink Installation....................................................................................22
2.3 Motherboard Installation......................................................................................................40
2.4 Memory Support and Installation........................................................................................42
2.5 Rear I/O Ports.....................................................................................................................47
2.6 Front Control Panel.............................................................................................................52
2.7 Connectors..........................................................................................................................58
2.8 Jumper Settings..................................................................................................................70
2.9 LED Indicators.....................................................................................................................73
Chapter 3 Troubleshooting
3.1 Troubleshooting Procedures...............................................................................................76
3.2 Technical Support Procedures............................................................................................79
3.3 Frequently Asked Questions...............................................................................................80
3.4 Battery Removal and Installation........................................................................................81
3.5 Returning Merchandise for Service.....................................................................................82
Chapter 4 UEFI BIOS
4.1 Introduction..........................................................................................................................83
4.2 Main Setup..........................................................................................................................84
4.3 Advanced Setup Configurations..........................................................................................86
4.4 Event Logs........................................................................................................................144
4.5 BMC...................................................................................................................................146
4.6 Security..............................................................................................................................149

5
Table of Contents

4.7 Boot...................................................................................................................................155
4.8 Save & Exit........................................................................................................................157
Appendix A BIOS POST Codes
A.1 BIOS POST Codes............................................................................................................159
Appendix B Software
B.1 Microsoft Windows OS Installation....................................................................................160
B.2 Driver Installation...............................................................................................................162
B.3 SuperDoctor® 5..................................................................................................................163
B.4 BMC...................................................................................................................................164
B.5 Logging into the BMC (Baseboard Management Controller)............................................164
Appendix C Standardized Warning Statements

6
Chapter 1: Introduction

Chapter 1

Introduction
Congratulations on purchasing your computer motherboard from an industry leader.
Supermicro motherboards are designed to provide you with the highest standards in quality
and performance.
In additon to the motherboard, several important parts that are included in the retail box are
listed below. If anything listed is damaged or missing, please contact your retailer.

1.1 Checklist

Main Parts List


Description Part Number Quantity
Supermicro Motherboard X12DAi-N6 1
I/O Shield MCP-260-00115-0N 1
SATA Cables CBL-0044L 2
Quick Reference Guide MNL-2239-QRG 1
ICX Carrier SKT-1205L-P4IC-FXC 1

Important Links
For your system to work properly, please follow the links below to download all necessary
drivers/utilities and the user’s manual for your server.
• Supermicro product manuals: http://www.supermicro.com/support/manuals/

• Product drivers and utilities: https://www.supermicro.com/wdl/driver

• Product safety info: http://www.supermicro.com/about/policies/safety_information.cfm

• A secure data deletion tool designed to fully erase all data from storage devices can be
found at our website: https://www.supermicro.com/about/policies/disclaimer.cfm?url=/wdl/
utility/Lot9_Secure_Data_Deletion_Utility/

• Firmware-related and AOC user's guides: http://www.supermicro.com/support/manuals/

• If you have any questions, please contact our support team at: support@supermicro.com

This manual may be periodically updated without notice. Please check the Supermicro website
for possible updates to the manual revision level.

7
Super X12DAi-N6 User's Manual

X12DAi-N6 Motherboard Image

Note: All graphics shown in this manual were based upon the latest PCB revision
available at the time of publication of the manual. The motherboard you received may
or may not look exactly the same as the graphics shown in this manual.

8
Chapter 1: Introduction

FAN1
JPWR1 JPWR2 JPWR3

JF1
JVGA
VGA

JPI2C1 PWR
LED

FAN2
P2-DIMMF1
P2-DIMME1
P2-DIMMH1
P2-DIMMG1
USB0/1/2/3(3.0)

JUSB1

Note: Components not documented are for internal testing only.


P1-DIMMB1
JAUDIO1

CPU2

P1-DIMMA1
P1-DIMMD1
P1-DIMMC1

X12DAi-N6 Motherboard Layout


JLAN1
LAN/1/2

CPU1
P2-DIMMC1
USB4(3.1)

JUSBA

P2-DIMMD1
P2-DIMMA1
P2-DIMMB1

X12DAi-N
DESIGNED IN USA

9
REV:1.01
P1-DIMMG1
P1-DIMMH1
JNVME2
P1-DIMME1

MAC CODE
BAR CODE
FAN7 FAN5 P1-DIMMF1

BIOS LICENSE
P2_NVME0/1
CPU2 SLOT6 PCI-E 4.0 X8
FAN6
JPCIE6

MH16
MH18
JPL2 CPU1 SLOT5 PCI-E 4.0 X16
JPL1
JPCIE5

JSPDIF_OUT1

MH17
JPRG1

MH15
JNVI2C
JSPDIF_IN1 JVRM2 JVRM1

FAN4 FAN3
CPU2 SLOT4 PCI-E 4.0 X16
JPCIE4

JPME1
LEDM1

JNCSI
HEARTBEAT

JUSB31_I1
BMC

USB7(3.1)
CPU1 SLOT3 PCI-E 4.0 X16
JPCIE3

JNVME1
PCH

FANA I-SATA6 I-SATA7


CPU2 SLOT2 PCI-E 4.0 X16 P1_NVME0/1

JPCIE2

BT1

JSD2
CMOS CLEAR
SATA8

JBT1

JSD1
SATA7
CPU1 SLOT1 PCI-E 4.0 X16

JPCIE1
T-SGPIO1

JM2_2

JM2_1
I-SATA1 I-SATA3 I-SATA5
I-SATA0 I-SATA2 I-SATA4
T-SGPIO2

JP7
JWD1
JTPM1

JL1 JD1
COM1
SATA2 SATA4 SATA6 USB5/6(3.0)

JIPMB1
HD AUDIO RAID KEY-1

JRK1
LE4

J37
LE7
JA1
JTPM1: TPM/PORT80 SATA1 SATA3 SATA5
Super X12DAi-N6 User's Manual

Quick Reference
FAN7
FAN5
JSPDIF_OUT1
JSPDIF_IN1 JLAN1
JPL1 JAUDIO1 JVGA
LEDM1 JPL2
FAN6 JUSBA JUSB1
JNCSI
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)

FAN6
LEDM1 JVGA

JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1
JUSBA
JNCSI JAUDIO1
JUSB1

FAN7
JLAN1

P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
JPRG1

P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1
JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6 P2-DIMMB1
JPCIE1

FAN5
P2-DIMMA1
JPCIE2 P2-DIMMD1
JPCIE3 P2-DIMMC1

CPU1 SLOT5 PCI-E 4.0 X16


CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


JPCIE4
CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16

JA1
HD AUDIO

JPRG1

JPCIE5
JA1

JPCIE6
COM1

JNVI2C
COM1
JNVI2C JNVME2

JWD1 P2-DIMMG1
JWD1

JIPMB1 P2-DIMMH1
P2_NVME0/1

JIPMB1 P2-DIMME1
LE7 LE7 P2-DIMMF1
JM2_2
MH17 MH18
JM2_2

JNVME2 BIOS LICENSE

JM2_1
LE4 LE4
CPU2
JPME1
MAC CODE
JM2_1
X12DAi-N
CPU2
JVRM2
BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16

JVRM1
JTPM1: TPM/PORT80

JTPM1
JTPM1

JPWR1
JPWR1
JRK1 JP7
JRK1 PCH
JVRM2 JVRM1
RAID KEY-1

JP7
JL1

JPWR2
JPME1

JD1 JL1 JD1


JPWR2
SATA1

SATA2

I-SATA0
I-SATA1 PWR_LED
I-SATA0
I-SATA1

JBT1
CMOS CLEAR
SATA3

SATA4

I-SATA2 JPI2C1
I-SATA2
I-SATA3

JBT1

I-SATA3
JPWR3

I-SATA4
SATA5

SATA6

BT1
JPWR3
I-SATA4
I-SATA5

I-SATA5 JF1
BT1
JNVME1 JF1
JSD1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
JSD1 CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

J37
SATA7

SATA8

J37
FANA
FANA I-SATA6 I-SATA7 USB7(3.1)
FAN4 FAN3 FAN2 FAN1 FAN1
T-SGPIO2
T-SGPIO1 FAN3 FAN2
I-SATA6 FAN4 P1-DIMMG1
P1-DIMMH1 P1-DIMMB1
I-SATA7 JUSB31_I1 P1-DIMME1 P1-DIMMA1
JNVME1 P1-DIMMF1 CPU1 P1-DIMMD1
P1-DIMMC1
Notes:

• See Chapter 2 for detailed information on jumpers, I/O ports, and JF1 front panel connec-
tions.

• " " indicates the location of Pin 1.

• Jumpers/LED indicators not indicated are used for testing only.

• Use only the correct type of onboard CMOS battery as specified by the manufacturer. Do
not install the onboard battery upside down to avoid possible explosion.

10
Chapter 1: Introduction

Quick Reference Table


Jumper Description Default Setting
JBT1 CMOS Clear Open (Normal)

JPME1 ME Recovery Pins 1-2 (Normal)

JPL1 LAN1 Enable/Disable Pins 1-2 (Enabled)

JPL2 LAN2 Enable/Disable Pins 1-2 (Enabled)

JWD1 Watchdog Timer Pins 1-2 (Reset)

LED Description Status


LE4/LE7 M.2 LED Blinking Green: Device Working

LEDM1 BMC Heartbeat LED Blinking Green: BMC Normal

PWRLED Onboard Power LED Solid Green: Power On

Connector Description
Audio (JA1) HD audio connector for front access

BT1 Onboard CMOS battery

COM1 COM/Serial port header for front access

FANA, FAN1 ~ FAN7, CPU/System Cooling Fan headers

I-SATA0/1/2/3/4/5 SATA 3.0 connection headers supported by the Intel PCH

I-SATA6, I-SATA7 SATA 3.0 connection headers with SATA DOM Power supported by the Intel PCH

J37 (USB5/6) Front-accessible USB 3.0 header with support for two USB 3.0 ports

JAUDIO1 Audio port on the I/O back panel

JD1 Speaker/buzzer header (use in conjunction with an external speaker/buzzer) (optional)

JF1 Front control panel header

JIPMB1 4-pin BMC External I2C Header (for an BMC card)

JLAN1 (LAN1) Gigabit LAN (1G) Ethernet port on the IO back panel supported by PCH and BMC

JLAN1 (LAN2) Gigabit LAN (1G) Ethernet port on the IO back panel supported by PCH

JL1 Chassis Intrusion header

JM2_1, JM2_2 M.2 PCIe 4.0 x4 slots (with support for M-Key 2280 and 22110) supported by CPU1

JNCSI NCSI header

JNVI2C NVMe SMBus (I2C) header used for PCIe hot-plug SMBus clock & data connections
NVMe PCIe 4.0 x8 ports (Note: When installing an NVMe device on a motherboard, please
JNVME1, JNVME2
be sure to connect JNVME1 first for your system to work properly.)
JP7 USB header for card reader
CPU PCIe 4.0 x16 slots (Slot1/Slot3/Slot5: supported by CPU1, Slot2/Slot4: supported by
JPCIE1/2/3/4/5 (Slot 1-5)
CPU2)
JPCIE6 (Slot 6) CPU PCIe 4.0 x8 slot supported by CPU2

JPI2C1 Power System Management Bus (SMB) I2C header

JPRG1 Complex-Programmable Logical Device (CPLD) header

Note: For details on how to configure Network Interface Card (NIC) settings, please
refer to the Network Interface Card Configuration User's Guide posted on our website
under the link: http://www.supermicro.com/support/manuals/.

11
Super X12DAi-N6 User's Manual

Connector Description
JPWR1, JPWR2 8-pin power connectors

JPWR3 24-pin ATX power connector

JSPDIF_IN, JSPDIF_OUT SPDIF (Sony/Philips Digital Interconnect Format) Audio In/Out connectors

JTPM1 Trusted Platform Module/Port 80 Connector

JUSB1 (USB0/1/2/3) Back panel USB 3.0 ports

JUSBA (USB4) Back panel USB 3.1 Type A port

JUSB31_l1 (USB7) Front-accessible USB 3.2 Gen 2x1 Type C port (at 10Gbps)

JVGA VGA port on the I/O back panel

JVRM1 VRM SMB clock to BMC

JVRM2 VRM SMB data to BMC

JSD1, JSD2 SATA DOM (Disk-on-Module) power connectors

MH15, MH16, MH17, MH18 M.2 mounting holes

T-SGPIO1, T-SGPIO2 General Purpose Serial I/O ports

VROC (JRK1) Intel VROC RAID Key header for NVMe SSD

Note: For detailed instructions on how to configure VROC RAID settings, please refer
to the VROC RAID Configuration User's Guide posted on the web page under the link:
http://www.supermicro.com/support/manuals/.

12
Chapter 1: Introduction

Motherboard Features
Motherboard Features
CPU
• Supports two Intel Xeon 3rd Gen Intel Xeon Scalable Processors (Socket P+) with up to 40 CPU cores per CPU and a
thermal design power (TDP) of up to 270W

Memory
• Supports up to 4TB 3DS LRDIMM/LRDIMM/3DS RDIMM/RDIMM DDR4 (288-pin) ECC memory with speeds of
3200/2933/2666 MHz in 16 memory slots and up to 4TB Intel Optane PMem 200 Series with speeds up to 3200 MHz
Note 1: Intel® Optane™ Persistent Memory (PMem) 200 Series is supported by the
3rd Gen Intel Xeon Scalable (83xx/63xx/53xx/4314 Series) Processors.

Note 2: Memory speed and capacity support depends on the processors used in the system.

DIMM Size

• Up to 256GB at 1.2V

Note: For the latest CPU/memory updates, please refer to our website at http://www.supermicro.com/products/
motherboard.

Chipset

• Intel PCH C621A

Expansion Slots

• One PCIe 4.0 x8 slot (CPU2 SLOT6)


• Five PCIe 4.0 x16 slots: SLOT1/SLOT3/SLOT5 (supported by CPU1), SLOT2/SLOT4 (supported by CPU2)
• Two PCIe 4.0 x4 M.2 slots (with support for M-Key 2280 and 22110)

Network

• Intel Ethernet Controller i210 for 1G BASE-T Ports

Baseboard Management Controller (BMC)

• ASPEED AST2600 BMC

Graphics

• Graphics controller via ASPEED AST2600 BMC

I/O Devices
• Serial (COM) Port • One front-accessible serial port header (COM1)
• Six SATA 3.0 ports at 6Gb/s (I-SATA0-5 with RAID 0, 1, 5, 10)
• SATA 3.0
• Two SATA 3.0 ports with Supermicro SATA DOM (SuperDOM) (I-SATA6-7)
• Audio • One 7.1 High Definition (HD) Audio connector on the I/O back panel
• Video (VGA) Port • One VGA connection on the I/O back panel

Note: The table above is continued on the next page.

13
Super X12DAi-N6 User's Manual

Motherboard Features
Peripheral Devices
• One USB 3.1 port on the front/rear I/O panel
• Six USB 3.0 ports on the front/rear I/O panel
• One USB 3.2 Type-C Gen 2x1 port

BIOS
• 256Mb AMI BIOS® SPI Flash BIOS
• ACPI 6.0, Plug and Play (PnP), BIOS rescue hot-key, riser card auto detection support, and SMBIOS 3.0 or later

Power Management
• ACPI power management
• Power button override mechanism
• Power-on mode for AC power recovery
• Wake-on-LAN
• Power supply monitoring

System Health Monitoring


• Onboard voltage monitoring for +12V, +5V, +3.3V, CPU, Memory, VBAT, +5V stdby, +3.3V stdby, +1.8V PCH, +1.05V PCH,
+1.0V PCH, CPU temperature, VRM temperature, PCH temperature and system temperature
• 7+1 CPU switch phase voltage regulator
• CPU thermal trip support
• Platform Environment Control Interface (PECI)/TSI

Fan Control
• Fan status monitoring via BMC connections
• Single cooling zone
• Low-noise fan speed control
• Eight 4-pin fan headers

System Management
• Trusted Platform Module (TPM) support
• SuperDoctor® 5
• Chassis intrusion header and detection (Note: Please connect a cable from the Chassis Intrusion header at JD1 to the
chassis to receive an alert via BMC.)
• Server Platform Service

LED Indicators

• Power/suspend-state indicator LED


• Fan failed LED
• HDD activity LED
• M.2 activity LED
• LAN activity LED

Dimensions

• 12.01"(W) x 12.99"(L) (305 mm x 330 mm)

14
Chapter 1: Introduction

Note 1: The CPU maximum thermal design power (TDP) is subject to chassis and
heatsink cooling restrictions. For proper thermal management, please check the chas-
sis and heatsink specifications for proper CPU TDP sizing.

Note 2: For BMC configuration instructions, please refer to the Embedded BMC Con-
figuration User's Guide available at http://www.supermicro.com/support/manuals/.

15
Super X12DAi-N6 User's Manual

X12DAi-N6
CPU1-B1 CPU1-A1 CPU1-D1 CPU1-C1 CPU2-C1 CPU2-D1 CPU2-A1 CPU2-B1
PVCCIN_CPU1 12V_STBY PVCCIN_CPU1 12V_STBY
VR13HC VR13HC
2666/2933/3200

2666/2933/3200

2666/2933/3200

2666/2933/3200

2666/2933/3200

2666/2933/3200

2666/2933/3200

2666/2933/3200
7+1 PHASE UPI 7+1 PHASE
DDR4

DDR4

DDR4

DDR4

DDR4

DDR4

DDR4

DDR4
270W 10.4/11.2G 270W

CPU1 CPU2
DDR4 P0 UPI P1 DDR4
CPU1-F1 CPU1-E1 CPU1-H1 CPU1-G1 P1 P0 CPU2-G1 CPU2-H1 CPU2-E1 CPU2-F1
UPI
PECI:30 PECI:31
SOCKET ID:0 P2 UPI P2 SOCKET ID:1
2666/2933/3200

2666/2933/3200

2666/2933/3200

#1 #0 #3 #2 DMI3 #0 #1 #2 #3 DMI3
2666/2933/3200

2666/2933/3200

2666/2933/3200

2666/2933/3200

2666/2933/3200
DDR4

DDR4

DDR4

DDR4

DDR4

DDR4

DDR4

DDR4
PCIe GEN4 X16

PCIe GEN4 X16

PCIe GEN4 X16

PCIe GEN4 X16

PCIe GEN4 X8

PCIe GEN4 X16

PCIe GEN4 X16

PCIe GEN4 X8
PCIe X16 G4 PCIe X8 G4 0~7
PCIe X16

PCIe X8
DMI X4
PCIe X16 G4 PCIe X16 G4

PCIe X16
PCIe X16

0~7 PCIe X16 G4


imuldP
SLOT 5

PCIe X16
PCIe TWO X4 G4
SLOT 6
SlimSAS
SlimSAS
PCIe TWO X4 G4 SLOT 2
SLOT 1 8~15
0~7
M.2_1 PCIe TWO X4 G4 JNVME2
SLOT 4
M.2_2

PCIe X16 G4
PCIe X16

SLOT 3 clhR #6
#5
#4
#3
#2 #8
#1 #7

1G LAN x 2
I210
SATA

6.0 Gb/S

SATA
ALC888
PCH
PCIe X2 G3 USB 3.1 USB
ASM3142

PCIe X1 G2
DDR4 BT
BMC USB 2.0 X2

AST2600
BXNBPO?traQMO
Temperature Sensor
TMP432 *2 (RT1/RT2) ESPI
USB 3.0
USB

kafLq?Pf

SPI
SPI

SPI CPLD
CPLD FLASH
BMC Boot Flash

SPI

TPM HEADER
BIOS
Debug Card

System Block Diagram

Note: This is a general block diagram and may not exactly represent the features on
your motherboard. See the previous pages for the actual specifications of your moth-
erboard.

16
Chapter 1: Introduction

1.2 Processor and Chipset Overview


Built upon the functionality and capability of the 3rd Gen Intel Xeon Scalable (Socket P+)
and the Intel C621A chipset, the X12DAi-N6 motherboard provides system performance,
power efficiency, and feature sets optimized for high-performance workstation applications.
With the support of the new Intel Microarchitecture, the X12DAi-N6 dramatically increases
system performance for a multitude of workstation applications.

Features supported
• Performance improvements with higher core counts, up to 3UPIs/socket @11.2 GT/s

• Vector Neural Network Instructions (VNNI) support to accelerate AI/deep learning training

• New hardware-enhanced security features help protect platform and data without compro-
mising performance

• Higher performance storage (PCIe 4.0 NVMe) with double the bandwidth of PCIe 3.0

17
Super X12DAi-N6 User's Manual

1.3 Special Features

Recovery from AC Power Loss


The Basic I/O System (BIOS) provides a setting that determines how the system will respond
when AC power is lost and then restored to the system. You can choose for the system to
remain powered off (in which case you must press the power switch to turn it back on), or
for it to automatically return to the power-on state. See the Advanced BIOS Setup section
for this setting. The default setting is Last State.

1.4 System Health Monitoring

Onboard Voltage Monitors


An onboard voltage monitor will scan the voltages of the onboard chipset, memory, CPU,
and battery continuously. Once a voltage becomes unstable, a warning is given, or an error
message is sent to the screen. The user can adjust the voltage thresholds to define the
sensitivity of the voltage monitor.

Fan Status Monitor with Firmware Control


The system health monitor embedded in the BMC chip can check the RPM status of the
cooling fans. The CPU and chassis fans are controlled via lPMI.

Environmental Temperature Control


System Health sensors monitor temperatures and voltage settings of onboard processors and
the system in real time via the BMC (Baseboard Management Controller) interface. Whenever
the temperature of the CPU or the system exceeds a user-defined threshold, system/CPU
cooling fans will be turned on to prevent the CPU or the system from overheating.
Note: To avoid possible system overheating, please be sure to provide adequate air-
flow to your system.

System Resource Alert


This feature is available when used with SuperDoctor 5® in the Windows OS environment.
SuperDoctor is used to notify the user of certain system events. For example, you can
configure SuperDoctor to provide you with warnings when the system temperature, CPU
temperatures, voltages and fan speeds go beyond a predefined range.

18
Chapter 1: Introduction

1.5 ACPI Features


ACPI stands for Advanced Configuration and Power Interface. The ACPI specification defines
a flexible and abstract hardware interface that provides a standard way to integrate power
management features throughout a computer system, including its hardware, operating
system and application software. This enables the system to automatically turn on and off
peripherals such as CD-ROMs, network cards, hard disk drives and printers.
In addition to enabling operating system-directed power management, ACPI also provides a
generic system event mechanism for Plug and Play, and an operating system-independent
interface for configuration control. ACPI leverages the Plug and Play BIOS data structures,
while providing a processor architecture-independent implementation that is compatible with
appropriate Windows operating systems. For detailed information regarding OS support,
please refer to the Supermicro website.

1.6 Power Supply


As with all computer products, a stable power source is necessary for proper and reliable
operation. It is even more important for processors that have high CPU clock rates where
noisy power transmission is present.
The X12DAi-N6 motherboard accommodates a 24-pin ATX power supply. Although most
power supplies generally meet the specifications required by the CPU, some are inadequate.
In addition, one 12V 8-pin power connection is also required to ensure adequate power supply
to the system.
Warning: To avoid damaging the power supply or the motherboard, be sure to use
a power supply that contains a 24-pin and three 8-pin power connectors. Be sure to
connect the power supplies to the 24-pin power connector (JPWR3), and the 8-pin
power connectors (JPWR1/2/4) on the motherboard. Failure in doing so may void the
manufacturer warranty on your power supply and motherboard.

It is strongly recommended that you use a high quality power supply that meets ATX power
supply Specification 2.02 or above. It must also be SSI compliant. (For more information,
please refer to the website at http://www.ssiforum.org/).

1.7 Serial Port


The X12DAi-N6 motherboard supports one serial communication connections. COM port 1
can be used for input/output. The UART provides legacy speeds with a baud rate of up to
115.2 Kbps as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which
support high-speed serial communication devices.

19
Super X12DAi-N6 User's Manual

1.8 Intel® Optane™ Persistent Memory (PMem) 200 Series


Overview
The 3rd Gen Intel Xeon Scalable support Intel Optane PMem 200 Series memory. Intel
Optane PMem offers higher capacities than the traditional DDR4 modules. It also provides
increased storage capabilities due to data persistence in a DDR4 form factor for higher
performance computing platforms with flexible configuration options.
Note : Intel® Optane™ Persistent Memory (PMem) 200 Series is supported by the
3rd Gen Intel Xeon Scalable (83xx/63xx/53xx/4314 Series) Processors..

20
Chapter 2: Installation

Chapter 2

Installation

2.1 Static-Sensitive Devices


Electrostatic Discharge (ESD) can damage electronic com­ponents. To avoid damaging your
system board, it is important to handle it very carefully. The following measures are generally
sufficient to protect your equipment from ESD.

Precautions
• Use a grounded wrist strap designed to prevent static discharge.

• Touch a grounded metal object before removing the board from the antistatic bag.

• Handle the motherboard by its edges only; do not touch its components, peripheral chips,
memory modules or gold contacts.

• When handling chips or modules, avoid touching their pins.

• Put the motherboard and peripherals back into their antistatic bags when not in use.

• For grounding purposes, make sure that your computer chassis provides excellent conduc-
tivity between the power supply, the case, the mounting fasteners and the motherboard.

• Use only the correct type of onboard CMOS battery. Do not install the onboard battery
upside down in case of possible explosions.

Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking
the motherboard, make sure that the person handling it is static protected.

21
Super X12DAi-N6 User's Manual

2.2 Processor and Heatsink Installation


The processor (CPU) and processor carrier should be assembled together first to form
the processor carrier assembly. This will be attached to the heatsink to form the processor
heatsink module (PHM) before being installed into the CPU socket. Before installation, be
sure to perform the following steps below:
• Please carefully follow the instructions given on the previous page to avoid ESD-related
damages.

• Unplug the AC power cords from all power supplies after shutting down the system.

• Check that the plastic protective cover is on the CPU socket and none of the socket pins
are bent. If they are, contact your retailer.

• When handling the processor, avoid touching or placing direct pressure on the LGA lands
(gold contacts). Improper installation or socket misalignment can cause serious damage
to the processor or CPU socket, which may require manufacturer repairs.

• Thermal grease is pre-applied on a new heatsink. No additional thermal grease is needed.

• Refer to the Supermicro website for updates on processor and memory support.

• All graphics in this manual are for illustrations only. Your components may look different.

The 3rd Gen Intel Xeon Scalable Processor

Processor Top View

22
Chapter 2: Installation

1. The 3rd Gen Intel Xeon Scalable Processor

= Cutout = Pin 1 = CPU Key

Processor Top View

23
Super X12DAi-N6 User's Manual

2. The Processor Carrier

Carrier Top View

= Cutout = Pin 1 = CPU Key

Carrier Bottom View

24
Chapter 2: Installation

3. Heatsink

Note: Exercise extreme care when handling the heatsink. Pay attention to the edges
of heatsink fins which can be sharp! To avoid damaging the heatsink, please do not
apply excessive force on the fins when handling the heatsink.

25
Super X12DAi-N6 User's Manual

Overview of the CPU Socket


The CPU socket is protected by a plastic protective cover.

Plastic Protective Cover

CPU Socket

26
Chapter 2: Installation

Overview of the Processor Carrier Assembly


The processor carrier assembly contains a 3rd Gen Intel Xeon Scalable processor and a
processor carrier. Carefully follow the instructions given in the installation section to place a
processor into the carrier to create a processor carrier.

1. The 3rd Gen Intel Xeon Scalable Processor

Processor (2D) Processor (3D)

Intel Processor (Bottom View)

2. Processor Carrier

Intel Processor Carrier Top View)


3. Processor Carrier Assembly

(with Processor Seated inside the Carrier)

27
Super X12DAi-N6 User's Manual

Overview of the Processor Heatsink Module


The Processor Heatsink Module (PHM) contains a heatsink, a processor carrier, and the
3rd Gen Intel Xeon Scalable Processor

1. Heatsink

2. Processor Carrier

3. The 3rd Gen Intel Xeon Scalable Processor

4. Processor Heatsink Module (PHM)

28
Chapter 2: Installation

Creating the Processor Carrier Assembly


The processor carrier assembly contains a 3rd Gen Intel Xeon Scalable processor and a
processor carrier.
To create the processor carrier assembly, please follow the steps below:
Note: Before installation, be sure to follow the instructions given on Page 1 and Page
2 of this chapter to properly prepare yourself for installation.

1. Hold the processor with the LGA lands (with Gold CPU contacts) facing down. Locate
the small, gold triangle at the corner of the processor and the corresponding hollowed
triangle on the processor carrier as shown in the graphics below. Please note that the
triangle indicates Pin 1 location.

Pin 1

Pin 1

2. First, turn over the processor carrier and locate Pin 1 on the CPU and Pin 1 on the
carrier. Then, turn the processor over with the processor reverse side (gold contacts)
facing up and locate CPU keys on the processor. Finally, locate the CPU keys and four
latches on the carrier as shown below.

Processor (Reverse Side Up)

Latch
Latch
Carrier (Top Side Up)

CPU Key

Latch

Latch

CPU Key

29
Super X12DAi-N6 User's Manual

3. Locate the lever on the CPU socket and press the lever down as shown below.Using

Lever

4. Using Pin 1 as a guide, carefully align the CPU keys (A and B) on the processor against
the CPU keys on the carrier (a and b) as shown in the drawing below.

5. Once they are properly aligned, carefully place one end of the processor into the latch
marked 1 on the carrier, and place the other end of processor into the latch marked 2.

Latch
CPU Key (on the B
processor)
CPU Key (on 1
b
the carrier)

A
2 CPU Key (on the
processor)
a
CPU Key (on the
Latch carrier)

30
Chapter 2: Installation

6. After the processor is placed inside the carrier, examine the four sides of the processor,
making sure that the processor is properly seated on the carrier.

Processor Carrier Assembly Processor Carrier


Assembly (bottom view)
(Top View)

31
Super X12DAi-N6 User's Manual

Creating the Processor Heatsink Module (PHM)


After creating the processor carrier assembly, please follow the instructions below to mount
the processor carrier into the heatsink to form the processor heatsink module (PHM).
Note: If this is a new heatsink, the thermal grease has been pre-applied on the un-
derside. Otherwise, apply the proper amount of thermal grease.
1. Turn the heatsink over with the thermal grease, which is on the reverse side of the
heatsink, facing up. Pay attention to the two triangle cutouts (A and B) located at the
diagonal corners of the heatsink as shown in the drawing below.

2. Hold the processor carrier assembly top side (with thermal grease) facing up, and locate
the triangle on the CPU and the triangle on the carrier. (Triangle indicates Pin 1.)

3. Using Pin 1 as a guide, turn the processor carrier assembly over with the gold contacts
facing up. Locate Pin 1 (A) on the processor and Pin 1 (a) on the processor carrier
assembly "a".

4. Align the corner marked "a" on the processor carrier assembly against the triangle
cutout "A" on the heatsink, and align the corners marked "b", "c", and "d" on processor
assembly against the corners marked "B", "C", and "D" on the heatsinks

5. Once they are properly aligned, place the corner marked "a" on the processor carrier
assembly into the corner of the heatsink marked "A". Repeat the same step to place
the corners marked "b", "c", and "d" on the processor carrier assembly into the corners
of the heatsink marked "B", "C", and "D". Make sure that all plastic clips are properly
attached to the heatsink.

d
b
a

D c Pin1

A
B

Processor Carrier Assembly Heatsink


(Reverse Side View) (Reverse Side View)

32
Chapter 2: Installation

Preparing the CPU Socket for Installation


This motherboard comes with a plastic protective cover installed on the CPU socket. Remove
it from the socket to install the Processor Heatsink Module (PHM). Gently pull up one corner
of the plastic protective cover to remove it.

1. Press the tabs inward.

2. Pull up the protective cover from the socket.

33
Super X12DAi-N6 User's Manual

Preparing to Install the Processor Heatsink Module (PHM) into


the CPU Socket
After assembling the Processor Heatsink Module (PHM), you are ready to install it into the
CPU socket. To ensure the proper installation, please follow the procedures below:
1. Locate four threaded fasteners (a, b, c, and d) on the CPU socket.

b CPU Socket

d c
a
(a, b, c, d: Threaded Fasteners) CPU Socket Pin1

2. Locate four peek nuts (A, B, C, and D) and four rotating wires (1, 2, 3, and 4) on the
heatsink as shown in the graphics below.
Heatsink

A, B, C, D: Peek Nut
1, 2, 3, 4: Rotating Wire B
2
a, b, c, d: Threaded Fastener

Rotating Wire 4 Rotating Wire 3

Rotating Wire
D
Peek Nut
C
Rotating Wire 1
A Peek Nut

(Unlatched)
(latched)

CPU Socket
Threaded Fastener

3. Check the rotating wires (1, 2, 3, and 4) to make sure that they are at unlatched
positions as shown in the drawing below before installing the PHM into the CPU socket.

Unlatched State Top View

Side View

34
Chapter 2: Installation

Installing the Processor Heatsink Module (PHM)


1. Align peek nut "A", which is next to the triangle (Pin 1) on the heatsink, against threaded
fastener "a" on the CPU socket. Then align peek nuts "B", "C", and "D" on the heatsink
against threaded fasteners "b", "c", and "d" on the CPU socket, making sure that
all peek nuts on the heatsink are properly aligned with the corresponding threaded
fasteners on the CPU socket.

2. Once they are aligned, gently place the heatsink on top of the CPU socket, making sure
that each peek nut is properly attached to its corresponding threaded fastener.
A, B, C, D:
Peek Nut on the Heat-
sink

D
C
A

b
d
c
a
a, b, c, d:
Threaded Fastener on the CPU socket

3. Press all four rotating wires outwards and make sure that the heatsink is securely
latched unto the CPU socket.

Latched State
Top View

Rotating Wire
Rotating Wire

35
Super X12DAi-N6 User's Manual

4. With a T30-bit screwdriver, tighten all peek nuts in the sequence of "A", "B", "C", and
"D" with even pressure. To avoid damaging the processor or socket, do not use a force
greater than 12 lbf-in when tightening the screws.

5. Examine all corners heatsink to ensure that the PHM is firmly attached to the CPU
socket.

D
C
A

36
Chapter 2: Installation

Removing the Processor Heatsink Module from the CPU Socket


Before removing the processor heatsink module (PHM) from the motherboard, unplug the
AC power cord from all power supplies after shutting down the system. Then follow the steps
below:
1. Use a T30-bit screwdriver to loosen the four peek nuts on the heatsink in the sequence
of #A, #B, #C, and #D.

B
Peek Nut
D C

2. Once the peek nuts are loosened from the CPU socket, press the rotating wires inwards
to unlatch the PHM from the socket as shown in the drawings below.

Unlatched State Top View

Side View

3. Gently lift the PHM upwards to remove it from the CPU socket.

37
Super X12DAi-N6 User's Manual

Removing the Processor Carrier Assembly from the Processor


Heatsink Module (PHM)
To remove the processor carrier assembly from the PHM, please follow the steps below:
1. Detach four plastic clips (marked a, b, c, and d) on the processor carrier assembly from
the four corners of heatsink (marked A, B, C, and D) in the drawings below.

Processor Carrier Assembly b


(Reverse Side View)
d
c

a B

D
C

Heatsink
A

2. When all plastic clips are detached from the heatsink, remove the processor carrier
assembly from the heatsink

38
Chapter 2: Installation

Removing the Processor from the Processor Carrier Assembly


Once you have removed the processor carrier assembly from the PHM, you are ready to
remove the processor from the processor carrier by following the steps below.
1. Unlock the lever from its locking position and push the lever upwards to disengage the
processor from the processor carrier as shown in the right drawing below.
Lever

2. Once the processor is loosened from the carrier, carefully remove the processor from
the processor carrier.

Note: To avoid damaging the processor and its pins, please handle the processor with
care.

39
Super X12DAi-N6 User's Manual

2.3 Motherboard Installation


All motherboards have standard mounting holes to fit different types of chassis. Make sure
that the locations of all the mounting holes for both the motherboard and the chassis match.
Although a chassis may have both plastic and metal mounting fasteners, metal ones are
highly recommended because they ground the motherboard to the chassis. Make sure that
the metal standoffs click in or are screwed in tightly.

Tools Needed

Phillips Phillips Screws Standoffs (9)


Screwdriver (9) Only if Needed
(1)
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1

P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1
JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6
FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

Location of Mounting Holes


Note: 1) To avoid damaging the motherboard and its components, please do not use
a force greater than 8 lbf-in on each mounting screw during motherboard installation.
2) Some components are very close to the mounting holes. Please take precaution-
ary measures to avoid damaging these components when installing the motherboard
to the chassis.

40
Chapter 2: Installation

Installing the Motherboard


1. Install the I/O shield into the back of the chassis, if applicable.

2. Locate the mounting holes on the motherboard. See the previous page for the location.

3. Locate the matching mounting holes on the chassis. Align the mounting holes on the
motherboard against the mounting holes on the chassis.

4. Install standoffs in the chassis as needed.

5. Install the motherboard into the chassis carefully to avoid damaging other motherboard
components.

6. Using the Phillips screwdriver, insert a pan head #6 screw into a mounting hole on the
motherboard and its matching mounting hole on the chassis.

7. Repeat Step 5 to insert #6 screws into all mounting holes.

8. Make sure that the motherboard is securely placed in the chassis.

Note: Images displayed are for illustration only. Your chassis or components might
look different from those shown in this manual.

41
Super X12DAi-N6 User's Manual

2.4 Memory Support and Installation


Note: Check the Supermicro website for recommended memory modules.

Important: Exercise extreme care when installing or removing DIMM modules to pre-
vent any possible damage.

Memory Support
The X12DAi-N6 supports up to 4TB 3DS LRDIMM/LRDIMM/3DS RDIMM/RDIMM DDR4
(288-pin) ECC memory with speeds of 3200/2933/2666 MHz in 16 memory slots and up to
4TB Intel Optane PMem 200 Series with speeds of up to 3200 MHz. (See the notes below.)
Note 1: Intel® Optane™ Persistent Memory (PMem) 200 Series is supported by the
3rd Gen Intel Xeon Scalable (83xx/63xx/53xx/4314 Series) Processors.

Note 2: Memory speed support depends on the processors used in the system.

DDR4 Memory Support for the 3rd Gen Intel Xeon Scalable Processors

DDR4 Memory Support for the 3rd Gen Intel Xeon Scalable Processors
Speed (MT/s); Voltage (V);
Slots Per Channel (SPC) and DIMMs Per Channel (DPC)
DIMM Capacity (GB)
Ranks Per DIMM &
Type 1DPC
Data Width 2DPC
(1-DIMM Per Chan-
(2-DIMM Per Channel)
nel)
8Gb 16Gb 1.2 V 1.2 V
SRx8 8GB 16GB
SRx4 16GB 32GB
RDIMM
DRx8 16GB 32GB
3200 3200
DRx4 32GB 64GB
2H- 64 GB 2H- 128 GB
RDIMM 3Ds (4R/8R) X4
4H-128 GB 4H-256 GB
LRDIMM QRx4 64GB 128GB 3200 3200
2H- 128 GB
LRDIMM - 3Ds (4R/8R) X4 4H-128 GB 3200 3200
4H-256 GB

Key Parameters for DIMM Configurations


Parameters Possible Values
Number of Channels 8
Number of DIMMs per Channel 1DPC (1 DIMM Per Channel) or 2DPC (2 DIMMs Per Channel)

DIMM Type RDIMM (w/ECC), 3DS RDIMM, LRDIMM, 3DS LRDIMM


DIMM Construction non-3DS RDIMM Raw Cards: A/B (2Rx4), C (1Rx4), D (1Rx8), E (2Rx8)
3DS RDIMM Raw Cards: A/B (4Rx4)
non-3DS LRDIMM Raw Cards: D/E (4Rx4)
3DS LRDIMM Raw Cards: A/B (8Rx4)

42
Chapter 2: Installation

Memory Population Table for the 3rd Gen Intel Xeon Scalable Processors

DDR4 Memory Population Table for X12DP 16-DIMM Motherboards


When 1 CPU is used: Memory Population Sequence
1 CPU & 1 DIMM CPU1: P1-DIMMA1
1 CPU & 2 DIMMs (Note) CPU1: P1-DIMMA1/P1-DIMME1
1 CPU & 4 DIMMs (Note) CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1
1 CPU & 6 DIMM CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1
1 CPU & 8 DIMMs (Note) CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1/P1-DIMMD1/P1-DIMMH1
When 2 CPUs are used: Memory Population Sequence
CPU1: P1-DIMMA1
2 CPUs & 2 DIMMs (Note)
CPU2: P2-DIMMA1
CPU1: P1-DIMMA1/P1-DIMME1
2 CPUs & 4 DIMMs (Note)
CPU2: P2-DIMMA1/P2-DIMME1
CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1
2 CPUs & 6 DIMMs
CPU2: P2-DIMMA1/P2-DIMME1
CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1
2 CPUs & 8 DIMMs (Note)
CPU2: P2-DIMMA1/P2-DIMME1/P2-DIMMC1/P2-DIMMG1
CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1
2 CPUs & 10 DIMMs
CPU2: P2-DIMMA1/P2-DIMME1/P2-DIMMC1/P2-DIMMG1
CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1
2 CPUs & 12 DIMMs (Note)
CPU2: P2-DIMMA1/P2-DIMME1/P2-DIMMC1/P2-DIMMG1/P2-DIMMB1/P2-DIMMF1
2 CPUs & 14 DIMMs CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1/P1-DIMMD1/P1-DIMMH1
CPU2: P2-DIMMA1/P2-DIMME1/P2-DIMMC1/P2-DIMMG1/P2-DIMMB1/P2-DIMMF1
2 CPUs & 16 DIMMs (Note) CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1/P1-DIMMD1/P1-DIMMH1
CPU2: P2-DIMMA1/P2-DIMME1/P2-DIMMC1/P2-DIMMG1/P2-DIMMB1/P2-DIMMF1/P2-DIMMD1/P2-DIMMH1

Note: This memory configuration is recommended by Supermicro for optimal memory


performance. Please use this configuration to maximize your memory performance.

43
Super X12DAi-N6 User's Manual

Intel Optane PMem 200 Series Memory Population Table

Note: Intel® Optane™ Persistent Memory (PMem) 200 Series is supported by the
3rd Gen Intel Xeon Scalable (83xx/63xx/53xx/4314 Series) Processors.

PMem 200 Series Population Table for X12DP 16-DIMM Motherboards (within 1 CPU socket)
P1- P1- P1- P1- P1- P1- P1- P1-
DDR4+PMem Mode AD Interleave
DIMMF1 DIMME1 DIMMH1 DIMMG1 DIMMC1 DIMMD1 DIMMA1 DIMMB1
AD One - x4 PMem DDR4 PMem DDR4 DDR4 PMem DDR4 PMem
4+4
MM One - x4 DDR4 PMem DDR4 PMem PMem DDR4 PMem DDR4
DDR4 DDR4 - DDR4 DDR4 PMem DDR4 DDR4
- DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 PMem
DDR4 DDR4 PMem DDR4 DDR4 - DDR4 DDR4
PMem DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 -
6+1 AD One - x1
DDR4 DDR4 DDR4 - PMem DDR4 DDR4 DDR4
DDR4 - DDR4 DDR4 DDR4 DDR4 PMem DDR4
DDR4 DDR4 DDR4 PMem - DDR4 DDR4 DDR4
DDR4 PMem DDR4 DDR4 DDR4 DDR4 - DDR4

Legend (for the table above)


DDR4 Type and Capacity
DDR4 See Validation Matrix (DDR4 DIMMs validated with PMem)

Capacity
PMem Any Capacity (Uniformly for all channels for a given configuration)

• Mode definitions: AD = App Direct Mode, MM = Memory Mode.


• No mixing of PMem and NVDIMMs within the platform.
• For MM, NM/FM ratio is between 1:4 and 1:16. (NM = Near Memory (DRAM); FM = Far Memory (PMem)).
• Matrix targets configs for optimized PMem to DRAM cache ratio in MM mode.
• For each individual population, different PMem rearrangements among channels are permitted so long as the
configuration doesn’t break X12DP Memory population rules.
• Ensure the same DDR4 DIMM type and capacity are used for each DDR4 + PMem population.
• If the system detects an unvalidated configuration, then the system issues a BIOS warning. The CLI functionality is
limited in non-POR configurations, and select commands will not be supported.

Validation Matrix (DDR4 DIMMS with PMem 200 Series)


Ranks Per DIMM DIMM Capacity (GB)
DIMM Type & Data Width DRAM Density
(Stack) 8Gb 16Gb
1Rx8 N/A N/A
RDIMM 1Rx4 16GB 32GB
(up to 3200) 1Rx8 16GB 32GB
1Rx4 32GB 64GB
RDIMM 3DS 4Rx4 (2H) N/A 128GB
(up to 3200) 8Rx4 (4H) NA 256GB
LRDIMM (up to 3200) 4Rx4 64GB 128GB

LRDIMM 3DS 4Rx4 (2H) N/A N/A


(up to 3200) 8Rx4 (4H) 128GB 256GB

44
Chapter 2: Installation

DIMM Installation
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)

FAN6
LEDM1 JVGA

JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1
JUSBA
JNCSI JAUDIO1
JUSB1

FAN7
JLAN1

P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
1. Insert the desired number of DIMMs into the

P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1
JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6

FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16
memory slots based on the recommended DIMM

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1
JA1

population table on pg. 43.


COM1

JNVI2C

JNVME2

JWD1

P2_NVME0/1
JIPMB1

2. Push the release tabs outwards on both ends of


LE7 MH17 MH18
JM2_2
BIOS LICENSE

LE4
MAC CODE CPU2

the DIMM slot to unlock it.


X12DAi-N
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16

JTPM1: TPM/PORT80

JTPM1

JPWR1
JRK1 JP7
PCH

JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1
JL1 JD1

SATA1

SATA2

I-SATA0
I-SATA1
CMOS CLEAR

SATA3

SATA4

I-SATA2
I-SATA3
JBT1

JPWR3
SATA5

SATA6
BT1

I-SATA4
I-SATA5
JF1

JNVME1

T-SGPIO2

T-SGPIO1
JSD1 JSD2
JPI2C1 PWR
CPU1

P1_NVME0/1
LED

P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1
JUSB31_I1

P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8
J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

3. Align the key of the DIMM module with the receptive point on the memory slot.

Key

4. Align the notches on both ends of the module against the receptive points on the ends
of the slot.
Notches

5. Push both ends of the module straight down into the slot until the module snaps into
place.

6. Press the release tabs to the lock positions to secure the DIMM module into the slot.

45
Super X12DAi-N6 User's Manual

DIMM Removal
Press both release tabs on the ends of the DIMM module to unlock it. Once the DIMM module
is loosened, remove it from the memory slot.

Warning! Please do not use excessive force when pressing the release tabs on the ends of the
DIMM socket to avoid causing any damage to the DIMM module or the DIMM socket. Please
handle DIMM modules with care. Carefully follow all the instructions given on Page 1 of this
chapter to avoid ESD-related damages done to your memory modules or components.

46
Chapter 2: Installation

2.5 Rear I/O Ports


See Figure 2-1 below for the locations and descriptions of the various I/O ports on the rear
of the motherboard.
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)

FAN6
LEDM1 JVGA

JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1
JUSBA
JNCSI JAUDIO1
JUSB1

FAN7
JLAN1

P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1
JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6

FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1
JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1
JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1
JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1

JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

I/O Port Locations and Definitions

5 8

4
9
3

2
1 6 7

Rear I/O Ports


# Description # Description
1 VGA port 6 7.1 HD audio
2 USB0 (USB 3.0) 7 LAN1
3 USB1 (USB 3.0) 8 LAN2
4 USB2 (USB 3.0) 9 USB4 (USB 3.1) Type A
5 USB3 (USB 3.0)

47
Super X12DAi-N6 User's Manual

VGA Port
A video (VGA) port is located next to LAN2 on the I/O back panel. Refer to the board layout
below for the location.

7.1 HD (High-Definition) Audio


This motherboard features a 7.1 Channel High-Definition Audio (HDA) codec that provides 8
DAC channels. The HD audio supports multiple-streaming 7.1 sound playback through the
front_panel stereo output via the subwoofer speakers. Download the appropriate software
from our website to enable this function.

7.1 HD Audio

Conn# Signal 3 6
1 SPDIF_Out

2 Surround_Out 2 5
3 CEN/LFE_Out
1 4
4 Mic_In

5 Line_Out HD Audio
6 Line_In

Front Accessible Audio Header


A 10-pin audio header, located at JA1, allows you to use the onboard sound for audio
playback. Connect an audio cable to the audio header to use this feature. See the layout
below for onboard audio header.

1. SPDIF_Out
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)

2. Surround_Out
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA

4. CEN/LFE_Out
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

8
JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6
FAN5

4. Mic_In
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16

5. Line-Out
HD AUDIO

JPRG1

JA1

6. Line_In
COM1

JNVI2C

7. VGA
JNVME2
JWD1

P2_NVME0/1

JIPMB1

8. Audio Header
LE7 MH17 MH18
JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

3 6
I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1
2 5
JNVME1
T-SGPIO2

4
T-SGPIO1

JSD1 JSD2

1
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1
7

48
Chapter 2: Installation

COM Ports
A single COM connection (COM1) are located on the motherboard. COM1 is located next
to PCIe slot 1 (JPCIE1). Refer to the motherboard layout below for the locations of COM1.

COM Port
Pin Definitions
Pin# Definition Pin# Definition
1 DCD 6 DSR
2 RXD 7 RTS
3 TXD 8 CTS
4 DTR 9 RI
5 Ground 10 N/A

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

1. COM1
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

1 JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

49
Super X12DAi-N6 User's Manual

Ethernet Ports
Two Gigabit Ethernet ports (LAN1, LAN2) are located on the I/O back panel. These Ethernet
ports support 1GbE LAN connections on the X12DAi-N6. Both LAN ports accept RJ45 cables.
Please refer to the LED Indicator section for LAN LED information.

LAN Port
Pin Definition
Pin# Definition Pin# Definition
1 TD0- 11 P3V3_Dual
2 TD0+ 12 Act LED (Yellow)
Link 1000
3 TD1- 13
(Amber)
Link 100 LED
4 TD1+ 14
(Green)
5 TD2- 15 GND
6 TD2+ 16 GND
7 TD3- 17 GND
8 TD3+ 18 GND
9 COMMCT
10 GND

2
1
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

1. LAN1
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16

2. LAN2
HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR

2
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

1
J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

50
Chapter 2: Installation

Universal Serial Bus (USB) Ports


There are four USB 3.0 ports (USB0/1/2/3) and one USB 3.1 ports (USB4) located on the
I/O back panel. The motherboard also has a front-accessible USB 3.0 header that provides
two USB 3.0 connections (USB5/6) and a front-accessible USB 3.2 Gen 2x1 Type C header
(USB7). The onboard headers can be used to provide front side USB access with a cable
(not included).

Back Panel USB 0/1/2/3 (3.0) Front Panel USB 5/6 (3.0)
Pin Definitions Pin Definitions
Pin# Definition Pin# Definition Pin# Definition Pin# Definition

A1 VBUS B1 Power 1 VBUS 19 Power


A2 D- B2 USB_N 2 Stda_SSRX- 18 USB3_RN
A3 D+ B3 USB_P 3 Stda_SSRX+ 17 USB3_RP
A4 GND B4 GND 4 GND 16 GND
A5 Stda_SSRX- B5 USB3_RN 5 Stda_SSTX- 15 USB3_TN
A6 Stda_SSRX+ B6 USB3_RP
6 Stda_SSTX+ 14 USB3_TP
A7 GND B7 GND
7 GND 13 GND
A8 Stda_SSTX- B8 USB3_TN
8 D- 12 USB_N
A9 Stda_SSTX+ B9 USB3_TP
9 D+ 11 USB_P
10 x

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1

1. USB0
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

2. USB1
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

3. USB2
JA1

COM1

4. USB3
JNVI2C

JNVME2
JWD1

5. USB4
P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2

6. USB5/USB6
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2

7. USB7
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

4
3
JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1

5
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
2
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

1
JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

6
FANA I-SATA6 I-SATA7 USB7(3.1)
FAN4 FAN3 FAN2 FAN1

51
Super X12DAi-N6 User's Manual

2.6 Front Control Panel


JF1 contains header pins for various buttons and indicators that are normally located on a
control panel at the front of the chassis. These connectors are designed specifically for use
with Supermicro chassis. See the figure below for the descriptions of the front control panel
buttons and LED indicators.
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)

FAN6
LEDM1 JVGA

JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1
JUSBA
JNCSI JAUDIO1
JUSB1

FAN7
JLAN1

P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1
JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6

FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1
JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

JF1
1 2
Power Button Ground

Reset Button Ground

3.3V Power Fail (for LED6)

Red+ Blue+
(Blue LED_Cathode_UID) (Red OH/Fan Fail/PWR Fail for LED5/Blue UID LED)
NIC2 (Activity) LED NIC2 (Link) LED

NIC1 (Activity) LED NIC1 (Link) LED

ID_UID/3.3V Stby HDD LED

3.3V FP PWR LED

Key Key

NMI Ground

19 20

JF1 Header Pins


52
Chapter 2: Installation

Front Control Panel LEDs

Front Control Panel (JF1)


LED Indicators
Event Power (LED1) HDD (LED2) LAN (LED3/4) UID (LED5) Information (LED5) Power Fail (LED6)
Power On Solid On
HDD Activity Blinking
NIC Activity Blinking
Overheat Solid On
Fan Fail Blinking @1Hz
Power Fail Blinking @1/4Hz Solid On
Local UID On Solid On
Remote UID On Blinking 1Hz
Checking BMC/BIOS
Blinking @4HZ
Recovering/Updating BMC Blinking
@4HZ
BIOS/BMC
BMC 2 Blinks
Blinking
@4Hz,
@10Hz
1 Pause @2Hz
(on-on-off-off)
Flash Not Detected or BMC/BIOS
Golden Image Check Failed
Blinking @1HZ
CPLD Recovery Mode Blinking
@10Hz Blinking @10Hz
(MB UID (FP Red LED)
LED)

53
Super X12DAi-N6 User's Manual

Power On and BMC/BIOS Status LED Button


The Power On and BMC/BIOS Status LED button is located on pins 1 and 2 of JF1.
Momentarily contacting both pins will power on/off the system or display BMC/BIOS status.
Refer to the tables below for more information.

Power Button and BIOS/BMC Status LED


Indicator
Pin Definitions (JF1)
Pin# Definition
1 Signal
2 Ground

Power Button
LED States
Status Event
Green: solid on System power on
BMC/BIOS blinking green @ 4Hz BMC/BIOS checking
BIOS blinking green @ 4Hz BIOS recovery/update in progress
BMC blinking red x2 (2 blinks red) @ 4Hz, 1 pause @ 2Hz (on-on-off-off) BMC recovery/update in progress
BMC/BIOS blinking green @ 1Hz Flash not detected or golden image
checking failure

Reset Button
The Reset button is located on pins 3 and 4 of JF1. Momentarily contacting both pins will
reset the system. Refer to the table below for pin definitions.

Reset Button
Pin Definitions (JF1)
Pin# Definition
3 Reset
4 Ground

JF1 1. Power Button


1 2
1 Power Button Ground
2. Reset Button
2 Reset Button Ground

3.3V Power Fail (for LED6)

Red+ Blue+
(Blue LED_Cathode_UID) (Red OH/Fan Fail/PWR Fail for LED5/Blue UID LED)
NIC2 (Activity) LED NIC2 (Link) LED

NIC1 (Activity) LED NIC1 (Link) LED

ID_UID/3.3V Stby HDD LED

3.3V FP PWR LED

Key Key

NMI Ground

19 20

54
Chapter 2: Installation

Power Fail LED


The Power Fail LED connection is located on pins 5 and 6 of JF1. When this LED turns solid
red, it indicates a power failure. Refer to the table below for pin definitions.

Power Fail LED


Pin Definitions (JF1)
Pin# Definition

5 3.3V
6 PWR Fail for LED6 (Solid red on: PWR failure)

Information LED (OH/Fan Fail/PWR Fail/UID LED)


The Information LED (OH/Fan Fail/PWR Fail/UID LED) connection is located on pins 7 and
8 of JF1. The LED on pin 7 is active when the UID button (JUIDB1) on the rear I/O panel is
pressed. The LED on pin 8 provides warnings of overheat, power failure, or fan failure. Refer
to the tables below for more information.

Information LED-Blue+ (OH/Fan Fail/PWR Fail LED for LED5/blue UID LED)
LED States
Status Description
Solid red (on) An overheat condition has occurred.
Blinking red (1Hz) Fan failure: check for an inoperative fan.
Blinking red (0.25Hz) Power failure: check for a non-operational power supply
Blinking red (10Hz) (FP red LED) CPLD recovery mode error(s)
Solid blue Local UID is activated. Use this function to locate a unit in a rack mount
environment that might be in need of service.
Blinking blue (1Hz) Remote UID is on. Use this function to identify a unit from a remote location that
might be in need of service.
BIOS/BMC blinking blue (10Hz) BIOS/BMC: recovery and/or update in progress
Red Info LED blinking (10Hz) and CPLD: recovery and/or update in progress
MB UID LED blue blinking (10Hz)

JF1 1. Power Fail LED


1 2
Power Button Ground
2. Information LED
Reset Button Ground

3.3V Power Fail (for LED6) 1


Red+ Blue+
(Blue LED_Cathode_UID) (Red OH/Fan Fail/PWR Fail for LED5/Blue UID LED) 2
NIC2 (Activity) LED NIC2 (Link) LED

NIC1 (Activity) LED NIC1 (Link) LED

ID_UID/3.3V Stby HDD LED

3.3V FP PWR LED

Key Key

NMI Ground

19 20

55
Super X12DAi-N6 User's Manual

NIC1/NIC2 (LAN1/LAN2)
The NIC (Network Interface Controller) LED connection for LAN Port 1 is located on pins 11
and 12 of JF1, and LAN Port 2 is on pins 9 and 10. Refer to the tables below for pin definitions.

LAN1/LAN2 LED LAN1/LAN2 LED


Pin Definitions (JF1) LED States
Pin# Definition Pin# Definition Color State

9 NIC 2 Activity LED 10 NIC 2 Link LED NIC 2: Blinking green LAN 2: Active
11 NIC 1 Activity LED 12 NIC 1 Link LED NIC 1: Blinking green LAN 1: Active

ID_UID Switch/HDD LED


The UID switch/HDD LED connection is located on pins 13 and 14 of JF1. The UID switch
is used for a chassis that supports a front UID switch. The front UID switch functions in the
same way as the rear UID switch; both are for input only and cannot be used for output.
When this LED is blinking green, it indicates HDD is active. Attach a cable to pins 13 and 14
to show ID_UID status and hard drive activity. Refer to the tables below for pin definitions.

ID_UID/HDD LED ID_UID/HDD LED


Pin Definitions (JF1) LED State
Pins Definition Color State
13 ID_UID/3.3V Stdby Blinking Green HDD Active
14 HDD Activity

1. NIC2 (LAN 2) LED


JF1 2. NIC1 (LAN 1) LED
1 2
Power Button Ground 3. ID_UID/HDD LED
Reset Button Ground

3.3V Power Fail (for LED6)

Red+ Blue+
(Blue LED_Cathode_UID) (Red OH/Fan Fail/PWR Fail for LED5/Blue UID LED)
NIC2 (Activity) LED NIC2 (Link) LED 1
NIC1 (Activity) LED NIC1 (Link) LED 2
ID_UID/3.3V Stby HDD LED 3
3.3V FP PWR LED

Key Key

NMI Ground

19 20

56
Chapter 2: Installation

FP Power LED
The Front Panel Power LED connection is located on pins 15 and 16 of JF1. Refer to the
table below for pin definitions.

FP Power LED
Pin Definitions (JF1)
Pins Definition
15 3.3V
16 FP PWR LED

NMI Button
The non-maskable interrupt (NMI) button header is located on pins 19 and 20 of JF1. Refer
to the table below for pin definitions.

NMI Button
Pin Definitions (JF1)
Pins Definition
19 NMI
20 Ground

JF1 1. FP PWR LED


1 2
Power Button Ground
2. NMI
Reset Button Ground

3.3V Power Fail (for LED6)

Red+ Blue+
(Blue LED_Cathode_UID) (Red OH/Fan Fail/PWR Fail for LED5/Blue UID LED)
NIC2 (Activity) LED NIC2 (Link) LED

NIC1 (Activity) LED NIC1 (Link) LED

ID_UID/3.3V Stby HDD LED

3.3V FP PWR LED 1


Key Key

NMI Ground
2
19 20

57
Super X12DAi-N6 User's Manual

2.7 Connectors

Power Connections
ATX Power Supply Connector
The 24-pin power supply connector (JPWR3) meets the ATX SSI EPS 12V specification.
You must also connect the 8-pin (JPWR1/JPWR2) processor power connectors to the power
supply. Refer to the next page for more information on JPWR1/JPWR2.

ATX Power 24-pin Connector


Pin Definitions
Pin# Definition Pin# Definition
13 +3.3V 1 +3.3V
14 -12V 2 +3.3V
15 Ground 3 Ground
16 PS_ON 4 +5V
17 Ground 5 Ground
18 Ground 6 +5V
19 Ground 7 Ground
20 Res (NC) 8 PWR_OK
21 +5V 9 5VSB
22 +5V 10 +12V
23 +5V 11 +12V
24 Ground 12 +3.3V

Required Connection

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


1. 24-Pin Power Supply (JPWR3)
FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR

1
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

58
Chapter 2: Installation

8-Pin Power Connectors


JPWR1 and JPWR2 are 8-pin 12V DC power input for the CPU that must be connected to
the power supply. Refer to the table below for pin definitions.

8-pin Power
Pin Definitions
Pin# Definition
1-4 Ground
5-8 P12V (12V Power)

Required Connection

Important: To provide adequate power supply to the motherboard, be sure to connect


the 24-pin ATX power and the 8-pin power connectors to the power supply. Failure to
do so may void the manufacturer warranty on your power supply and motherboard.

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1

1. JPWR1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

2. JPWR2
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

1
JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

2
JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

59
Super X12DAi-N6 User's Manual

Headers

Fan Headers
There are eight 4-pin fan headers (FAN1 ~ FAN7, FANA) on the motherboard. All these 4-pin
fan headers are backwards compatible with the traditional 3-pin fan connectors. However, fan
speed control is available for 4-pin fans only by Thermal Management via the BMC interface.
Refer to the table below for pin definitions.

Fan Header
Pin Definitions
Pin# Definition
1 Ground (Black)
2 2.5A/+12V (Red)
3 Tachometer
4 PWM_Control

7 VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA

8
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

6
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

1. FANA
CPU2 SLOT6 PCI-E 4.0 X8
CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1
2. FAN1
3. FAN2
JNVI2C

JNVME2
JWD1

4. FAN3
P2_NVME0/1

JIPMB1

LE7 MH17 MH18

5. FAN4
JM2_2
BIOS LICENSE

LE4
CPU2
6. FAN5
MAC CODE
X12DAi-N
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

7. FAN6
JTPM1

8. FAN7
JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

1 5 4 3 2

60
Chapter 2: Installation

SGPIO Headers
There are two Serial_Link General Purpose Input/Output (I-SGPIO1 and I-SGPIO2) headers
located on the motherboard. I-SGPIO is used for communicate with the enclosure management
chip on the backplane. Refer to the tables below for pin definitions.

SGPIO Header
Pin Definitions
Pin# Definition Pin# Definition
1 NC 2 NC
3 Ground 4 Data
5 Load 6 Ground
7 Clock 8 NC

NC = No Connection

Disk-On-Module Power Connector


Two power connectors for SATA DOM (Disk-On-Module) devices are located at JSD1 and
JSD2. Connect appropriate cables here to provide power support for your Serial Link DOM
devices.
DOM Power
Pin Definitions
Pin# Definition
1 5V
2 Ground
3 Ground

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1

1. I-SGPIO1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

2. I-SGPIO2
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

3. JSD1 (DOM PWR)


JA1

COM1

JNVI2C

JNVME2
4. JSD2 (DOM PWR)
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

3 JF1

2 4
JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

1
SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

61
Super X12DAi-N6 User's Manual

TPM/Port 80 Header
A Trusted Platform Module (TPM)/Port 80 header is located at JTPM1 to provide TPM support
and Port 80 connection. Use this header to enhance system performance and data security.
Refer to the table below for pin definitions. Please go to the following link for more information
on the TPM: http://www.supermicro.com/manuals/other/TPM.pdf.

Trusted Platform Module Header


Pin Definitions
Pin# Definition Pin# Definition
1 +3.3V 2 SPI_CS#
3 RESET# 4 SPI_MISO
5 SPI_CLK 6 GND
7 SPI_MOSI 8 NC
9 +3.3V Stdby 10 SPI_IRQ#

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16

1. TPM Header
HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16

1
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

62
Chapter 2: Installation

Power SMB (I2C) Header


The Power System Management Bus (I2C) connector (JPI2C1) monitors the power supply,
fan, and system temperatures. Refer to the table below for pin definitions.

Power SMB Header


Pin Definitions
Pin# Definition
1 Clock
2 Data
3 PMBUS_Alert
4 Ground
5 +3.3V

4-pin BMC External I2C Header


A System Management Bus header for BMC is located at JIPMB1. Connect the appropriate
cable here to use the IPMB I2C connection on your system. Refer to the table below for pin
definitions.
External I2C Header
Pin Definitions
Pin# Definition
1 Data
2 Ground
3 Clock
4 No Connection

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

1. Power SMB Header


JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6
FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

2. BMC External I2C Header


CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2

2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

63
Super X12DAi-N6 User's Manual

NVMe SMBus Headers


The NVMe SMBus (I2C) header (JNVI2C), used for PCIe SMBus clock and data connections,
provide hot-plug support via a dedicated SMBus interface. This feature is only available for a
Supermicro complete system with an SMCI-proprietary NVMe add-on card and cable installed.
See the table below for pin definitions.

NVMe SMBus Header


Pin Definitions
Pin# Definition
1 Data
2 Ground
3 Clock
4 VCCIO

NVMe Connectors
Use the two NVMe connectors (JNVME1 and JNVME2) to attach high-speed PCIe storage
devices.
Note: When installing an NVMe device on a motherboard, please be sure to connect
the first NVMe port first (JNVME1) for your system to work properly.

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

1. NVMe SMBus (I2C) headers


CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16

2. NVMe slot 1 (JNVME1)


HD AUDIO

JPRG1

JA1

COM1

JNVI2C
3 3. NVMe slot 2 (JNVME2)
1
JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

2
BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

64
Chapter 2: Installation

Chassis Intrusion
A Chassis Intrusion header is located at JL1 on the motherboard. Attach the appropriate cable
from the chassis to inform you of a chassis intrusion when the chassis is opened. Refer to
the table below for pin definitions.

Chassis Intrusion
Pin Definitions
Pin# Definition
1 Intrusion Input
2 Ground

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

1. Chassis Intrusion header


JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

1
JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

65
Super X12DAi-N6 User's Manual

Speaker Header (Optional for an External Speaker/Buzzer)


A speaker header, located at JD1, can be used in conjunction with an external speaker
(optional). Use an appropriate cable to connect this header to an external speaker or buzzer
for support of BIOS beep codes and system alarms. See the layout below for JD1 location.

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C
1. Speaker Header
JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

1
JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

66
Chapter 2: Installation

SATA Ports
Six SATA 3.0 ports (I-SATA0/1/2/3/4/5), supported by the Intel C621A PCH, are located on the
motherboard. These SATA ports support RAID 0, 1, 5, and 10. In addition, the motherboard
has two SATA ports (I-SATA6/I-SATA7) with SATA DOM power feature support. SATA ports
provide serial-link signal connections, which are faster than the connections of Parallel ATA.
Note: For more information on the SATA HostRAID configuration, please refer to the
Intel SATA HostRAID user's guide posted on our website at http://www.supermicro.com.

M.2 Slot
The X12DAi-N6 motherboard has two M.2 slots (JM2_1 and JM2_2). M.2 was formerly known
as Next Generation Form Factor (NGFF) and serves to replace mini PCIe. M.2 allows for a
variety of card sizes, increased functionality, and a spatial efficiency. The M.2 socket on the
motherboard supports PCIe 4.0 x4 (32 Gb/s) SSD cards in the 2280 and 22110 form factors.

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

1. I-SATA0
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

2. I-SATA1
JA1

COM1

3. I-SATA2
JNVI2C

JNVME2
JWD1

4. I-SATA3
P2_NVME0/1

JIPMB1

LE7 MH17 MH18

10 5. I-SATA4
JM2_2
BIOS LICENSE

LE4
CPU2
9 6. I-SATA5
MAC CODE
X12DAi-N
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

7. I-SATA6
JTPM1

8. I-SATA7
JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

9. JM2_1
JPWR2
JPME1

JL1 JD1

1 2
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
10. JM2_2
SATA3

SATA4

3 4
I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

5
BT1
I-SATA4
I-SATA5

6 JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

7 8

67
Super X12DAi-N6 User's Manual

VROC RAID Key Header


A VROC RAID Key header is located at JRK1 on the motherboard. Install a VROC RAID
Key on JRK1 for NVMe RAID support as shown in the illustration below. Please refer to
the layout below for the location of JRK1.
Note: For detailed instructions on how to configure VROC RAID settings, please
refer to the VROC RAID Configuration User's Guide posted on the web page under
the link: http://www.supermicro.com/support/manuals/.

VROC Key
Intel RAID Key Header
Pin Definitions
Pin# Defintion
1 GND
2 PU 3.3V Stdby
VROC Key Header (JRK1)
3 GND
4 PCH RAID KEY

Note: The graphics contained in this user's manual are for illustration only. The compo-
nents installed in your system may or may not look exactly the same as the graphics
shown in the manual.

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA

1. VROC RAID Key Header


JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

1
JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

68
Chapter 2: Installation

T-SGPIO 1/2/3 Headers


The T-SGPIO (Serial General Purpose Input/Output) headers are used for the onboard SATA
devices to communicate with the enclosure management chip on the backplane. See the
table below for more information.

T-SGPIO 1/2/3 Headers T-SGPIO 1/2/3 Headers


Pin Definitions Corresponding SATA Device Support
Pin# Definition Pin# Definition T-SGPIO# SATA Devices Supported
1 NC 2 NC T-SGPIO1 SATA1-6
3 Ground 4 DATA Out T-SGPIO2 SATA7/8 (SATADOM's)
5 Load 6 Ground T-SGPIO2 S-SATA1/2
7 Clock 8 NC

NC = No Connection

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1

1. T-SGPIO 1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

2. T-SGPIO 2
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37
2 1 FANA I-SATA6 I-SATA7 USB7(3.1)
FAN4 FAN3 FAN2 FAN1

69
Super X12DAi-N6 User's Manual

2.8 Jumper Settings

How Jumpers Work


To modify the operation of the motherboard, jumpers can be used to choose between optional
settings. Jumpers create shorts between two pins to change the function of the connector.
Pin 1 is identified with a square solder pad on the printed circuit board. See the diagram
below for an example of jumping pins 1 and 2. Refer to the motherboard layout page for
jumper locations.
Note: On two-pin jumpers, "Closed" means the jumper is on and "Open" means the
jumper is off the pins.
3 2 1
Connector
Pins

Jumper

3 2 1
Setting

CMOS Clear
JBT1 is used to clear CMOS, which will also clear any passwords. Instead of pins, this jumper
consists of contact pads to prevent accidentally clearing the contents of CMOS.
To Clear CMOS

1. First power down the system and unplug the power cord(s).

2. Remove the cover of the chassis to access the motherboard.

3. Remove the onboard battery from the motherboard.

4. Short the CMOS pads with a metal object such as a small screwdriver for at least four
seconds.

5. Remove the screwdriver (or shorting device), and re-install the battery back to its proper
location.

6. Replace the cover, reconnect the power cord(s), and power on the system.

Note: Clearing CMOS will also clear all passwords.

JBT1 contact pads

70
Chapter 2: Installation

Watchdog
Watchdog (JWD1) is a system monitor that can reboot the system when a software application
hangs. Close pins 1-2 to reset the system if an application hangs. Close pins 2-3 to generate
a non-maskable interrupt (NMI) signal for the application that hangs. Refer to the table below
for jumper settings. The Watchdog timer must also be enabled in the BIOS.

Watchdog
Jumper Settings
Jumper Setting Definition
Pins 1-2 Reset
Pins 2-3 NMI
Open Disabled

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


1. Watchdog
FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

1
JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

71
Super X12DAi-N6 User's Manual

Management Engine (ME) Recovery


Use jumper JPME1 to select ME Firmware Recovery mode, which will limit resource
allocation for essential system operation only in order to maintain normal power operation
and management. In the single operation mode, online upgrade will be available via Recovery
mode. See the table below for jumper settings.

Manufacturer Mode
Jumper Settings
Jumper Setting Definition
Pins 1-2 Normal
Pins 2-3 ME Recovery

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

1. ME Recovery
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

1
JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

72
Chapter 2: Installation

2.9 LED Indicators


LAN LEDs
Two LAN ports (LAN 1 and LAN 2) are located on the I/O back panel of the motherboard.
Each Ethernet LAN port has two LEDs. The solid green LED indicates activity, while the other
Link LED may be green, amber, or off to indicate the speed of the connection. Refer to the
tables below for more information.

LAN1/2 Activity LED (Right) LAN1/2 Link LED (Left)


LED State LED States
Color Status Definition LED Color Definition

Green Flashing Active Green 10Gbps


Yellow/Amber 1Gbps

1
VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5
CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16

1. LAN 1/2 LED


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

73
Super X12DAi-N6 User's Manual

M.2 LED
Two M.2 LEDs are located at LE4 and LE7 on the motherboard. When the LED is blinking,
M.2 functions normally. Refer to the table below for more information.

M.2 LED State

LED Color Definition

Green: Blinking Device Working

VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

1. M.2 LED (LE7)


CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16


HD AUDIO

2. M.2 LED (LE4)


JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

1
JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

2 LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

74
Chapter 2: Installation

Onboard Power LED


The Onboard Power LED is located at PWRLED on the motherboard. When this LED is on,
the system is on. Be sure to turn off the system and unplug the power cord before removing
or installing components. Refer to the table below for more information.

Onboard Power LED Indicator


LED Color Definition
System Off
Off (power cable not
connected)
Green System On

BMC Heartbeat LED


A BMC Heartbeat LED is located at LEDM1 on the motherboard. When LEDM1 is blinking,
the BMC is functioning normally. Refer to the table below for more information.

BMC Heartbeat LED Indicator


LED Color Definition
Green:
BMC Normal
Blinking

2 VGA

BMC
HEARTBEAT USB4(3.1) LAN/1/2 USB0/1/2/3(3.0)
FAN6

LEDM1 JVGA
JSPDIF_OUT1
JSPDIF_IN1

JPL2
JPL1

JUSBA
JNCSI JAUDIO1
JUSB1
FAN7

JLAN1
P2-DIMMG1
P2-DIMMH1
P2-DIMME1
P2-DIMMF1
P2-DIMMB1
P2-DIMMA1
P2-DIMMD1
P2-DIMMC1

JPCIE1 JPCIE2 JPCIE3 JPCIE4 JPCIE5 JPCIE6


FAN5

1. Onboard Power LED


CPU1 SLOT5 PCI-E 4.0 X16
CPU2 SLOT4 PCI-E 4.0 X16

CPU2 SLOT6 PCI-E 4.0 X8


CPU1 SLOT1 PCI-E 4.0 X16

CPU2 SLOT2 PCI-E 4.0 X16

CPU1 SLOT3 PCI-E 4.0 X16

2. BMC Heartbeat LED


HD AUDIO

JPRG1

JA1

COM1

JNVI2C

JNVME2
JWD1

P2_NVME0/1

JIPMB1

LE7 MH17 MH18


JM2_2
BIOS LICENSE

LE4
MAC CODE
X12DAi-N CPU2
JM2_1 BAR CODE REV:1.01
DESIGNED IN USA
MH15 MH16
JTPM1: TPM/PORT80

JTPM1

JPWR1

JRK1 JP7
PCH
JVRM2 JVRM1
RAID KEY-1

JPWR2
JPME1

JL1 JD1
SATA1

SATA2

I-SATA0
I-SATA1

CMOS CLEAR
SATA3

SATA4

I-SATA2
I-SATA3

JBT1
JPWR3
SATA5

SATA6

BT1
I-SATA4
I-SATA5

JF1

JNVME1
1
T-SGPIO2

T-SGPIO1

JSD1 JSD2
JPI2C1 PWR
CPU1
P1_NVME0/1

LED
P1-DIMMC1
P1-DIMMD1
P1-DIMMA1
P1-DIMMB1

JUSB31_I1
P1-DIMMF1
P1-DIMME1
P1-DIMMH1
P1-DIMMG1
USB5/6(3.0)

SATA7

SATA8

J37

FANA I-SATA6 I-SATA7 USB7(3.1)


FAN4 FAN3 FAN2 FAN1

75
Super X12DAi-N6 User's Manual

Chapter 3

Troubleshooting

3.1 Troubleshooting Procedures


Use the following procedures to troubleshoot your system. If you have followed all of the
procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/
or ‘Returning Merchandise for Service’ section(s) in this chapter. Always disconnect the AC
power cord before adding, changing or installing any non hot-swap hardware components.

Before Power On
1. Make sure that there are no short circuits between the motherboard and chassis.

2. Disconnect all ribbon/wire cables from the motherboard, including those for the keyboard
and mouse.

3. Remove all add-on cards.

4. Install the CPU (making sure it is fully seated) and connect the front panel connectors to
the motherboard.

No Power
1. Make sure that there are no short circuits between the motherboard and the chassis.

2. Make sure that the ATX power connectors are properly connected.

3. Check that the 115V/230V switch, if available, on the power supply is properly set.

4. Turn the power switch on and off to test the system, if applicable.

5. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.

76
Chapter 3: Troubleshooting

No Video
1. If the power is on, but you have no video, remove all add-on cards and cables.

2. Remove all memory modules and turn on the system (if the alarm is on, check the
specs of memory modules, reset the memory or try a different one).

System Boot Failure


If the system does not display POST (Power-On-Self-Test) or does not respond after the
power is turned on, check the following:
1. Remove all components from the motherboard, especially the DIMM modules. Power
on the system and check if the power-on LED (PWRLED) and the BMC Heartbeat LED
(LEDM1) are on, and system fans are spinning.

2. Turn on the system with only one DIMM module installed. If the system boots, check for
bad DIMM modules or slots by following the Memory Errors Troubleshooting procedure
in this chapter.

Memory Errors
When a no-memory beep code is issued by the system, check the following:
1. Make sure that the memory modules are compatible with the system and are properly
installed. See Chapter 2 for installation instructions. (For memory compatibility, refer
to the "Tested Memory List" link on the motherboard's product page to see a list of
supported memory.)

2. Check if different speeds of DIMMs have been installed. It is strongly recommended that
you use the same RAM type and speed for all DIMMs in the system.

3. Make sure that you are using the correct type of ECC DDR4 modules recommended by
the manufacturer.

4. Check for bad DIMM modules or slots by swapping a single module among all memory
slots and check the results.

Losing the System's Setup Configuration


1. Make sure that you are using a high-quality power supply. A poor-quality power supply
may cause the system to lose the CMOS setup information. Refer to Chapter 2 for
details on recommended power supplies.

2. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.

77
Super X12DAi-N6 User's Manual

When the System Becomes Unstable


A. If the system becomes unstable during or after OS installation, check the following:
1. CPU/BIOS support: Make sure that your CPU is supported and that you have the latest
BIOS installed in your system.

2. Memory support: Make sure that the memory modules are supported by testing the
modules using memtest86 or a similar utility.

Note: Click on the "Tested Memory List" link on the motherboard's product page to
see a list of supported memory.

3. HDD support: Make sure that all hard disk drives (HDDs) work properly. Replace the
bad HDDs with good ones.

4. System cooling: Check the system cooling to make sure that all heatsink fans and CPU/
system fans, etc., work properly. Check the hardware monitoring settings in the BMC
to make sure that the CPU and system temperatures are within the normal range. Also
check the front panel Overheat LED and make sure that it is not on.

5. Adequate power supply: Make sure that the power supply provides adequate power to
the system. Make sure that all power connectors are connected. Please refer to our
website for more information on the minimum power requirements.

6. Proper software support: Make sure that the correct drivers are used.

B. If the system becomes unstable before or during OS installation, check the following:
1. Source of installation: Make sure that the devices used for installation are working
properly, including boot devices such as USB flash or media drive.

2. Cable connection: Check to make sure that all cables are connected and working
properly.

3. Using the minimum configuration for troubleshooting: Remove all unnecessary


components (starting with add-on cards first), and use the minimum configuration (but
with the CPU and a memory module installed) to identify the trouble areas. Refer to the
steps listed in Section A above for proper troubleshooting procedures.

4. Identifying bad components by isolating them: If necessary, remove a component in


question from the chassis, and test it in isolation to make sure that it works properly.
Replace a bad component with a good one.

5. Check and change one component at a time instead of changing several items at the
same time. This will help isolate and identify the problem.

78
Chapter 3: Troubleshooting

6. To find out if a component is good, swap this component with a new one to see if the
system will work properly. If so, then the old component is bad. You can also install the
component in question in another system. If the new system works, the component is
good and the old system has problems.

3.2 Technical Support Procedures


Before contacting Technical Support, please take the following steps. Also, please note that as
a motherboard manufacturer, Supermicro also sells motherboards through its channels, so it
is best to first check with your distributor or reseller for troubleshooting services. They should
know of any possible problems with the specific system configuration that was sold to you.
1. Please go through the Troubleshooting Procedures and Frequently Asked Questions
(FAQ) sections in this chapter or see the FAQs on our website (http://www.supermicro.
com/FAQ/index.php) before contacting Technical Support.

2. BIOS upgrades can be downloaded from our website (http://www.supermicro.com/


ResourceApps/BIOS_BMC_Intel.html).

3. If you still cannot resolve the problem, include the following information when contacting
Supermicro for technical support:

• Motherboard model and PCB revision number

• BIOS release date/version (This can be seen on the initial display when your system first
boots up.)

• System configuration

4. An example of a Technical Support form is on our website at http://www.supermicro.com/


RmaForm/.

5. Distributors: For immediate assistance, please have your account number ready when
placing a call to our Technical Support department. We can be reached by email at
support@supermicro.com.

79
Super X12DAi-N6 User's Manual

3.3 Frequently Asked Questions


Question: What type of memory does my motherboard support?
Answer: This motherboard supports up to 4TB 3DS LRDIMM/LRDIMM/3DS RDIMM/RDIMM
DDR4 (288-pin) ECC memory with speeds of 3200/2933/2666 MHz in 16 slots and up to 4TB
Intel Optane PMem 200 Series with speeds of up to 3200 MHz. (See the notes below). To
enhance memory performance, do not mix memory modules of different speeds and sizes.
Please follow all memory installation instructions given on Section 2-4 in Chapter 2.
Note: Intel® Optane™ Persistent Memory (PMem) 200 Series is supported by the
3rd Gen Intel Xeon Scalable (83xx/63xx/53xx/4314 Series) Processors.

Question: How do I update my BIOS?


Answer: It is recommended that you do not upgrade your BIOS if you are not experiencing
any problems with your system. Updated BIOS files are located on our website at http://
www.supermicro.com/ResourceApps/BIOS_BMC_Intel.html. Please check our BIOS warning
message and the information on how to update your BIOS on our website. Select your
motherboard model and download the BIOS file to your computer. Also, check the current
BIOS revision to make sure that it is newer than your BIOS before downloading.
Note1: The SPI BIOS chip used on this motherboard cannot be removed. Send your
motherboard back to our RMA Department at Supermicro for repair.

Note2: For BIOS Update and Recovery instructions, please refer to the Firmware
Update and Recovery Instructions for Supermicro's X12 Motherboards User's Guide
posted at http://www.supermicro.com/support/manuals/.

80
Chapter 3: Troubleshooting

3.4 Battery Removal and Installation

Battery Removal
To remove the onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.

2. Locate the onboard battery as shown below.

3. Using a tool such as a pen or a small screwdriver, push the battery lock outwards to
unlock it. Once unlocked, the battery will pop out from the holder.

4. Remove the battery.

Proper Battery Disposal


Warning: Please handle used batteries carefully. Do not damage the battery in any way; a
damaged battery may release hazardous materials into the environment. Do not discard a used
battery in the garbage or a public landfill. Please comply with the regulations set up by your
local hazardous waste management agency to dispose of your used battery properly.

Battery Installation
To install an onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.

2. Locate the onboard battery as shown below

3. Identify the battery's polarity. The positive (+) side should be facing up.

4. Insert the battery into the battery holder and push it down until you hear a click to
ensure that the battery is securely locked.

Warning: When replacing a battery, be sure to only replace it with the same type.

OR

81
Super X12DAi-N6 User's Manual

3.5 Returning Merchandise for Service


A receipt or copy of your invoice marked with the date of purchase is required before any
warranty service will be rendered. You can obtain service by calling your vendor for a
Returned Merchandise Authorization (RMA) number. When returning the motherboard to
the manufacturer, the RMA number should be prominently displayed on the outside of the
shipping carton, and the shipping package is mailed prepaid or hand-carried. Shipping and
handling charges will be applied for all orders that must be mailed when service is complete.
For faster service, you can also request a RMA authorization online (http://www.supermicro.
com/RmaForm/).
This warranty only covers normal consumer use and does not cover damages incurred in
shipping or from failure due to the alternation, misuse, abuse or improper maintenance of
products.
During the warranty period, contact your distributor first for any product problems.

82
Chapter 4: BIOS

Chapter 4

UEFI BIOS

4.1 Introduction
This chapter describes the AMIBIOS™ Setup utility for the motherboard. The BIOS is stored
on a chip and can be easily upgraded using a flash program.
Note: Due to periodic changes to the BIOS, some settings may have been added
or deleted and might not yet be recorded in this manual. Please refer to the Manual
Download area of our website for any changes to the BIOS that may not be reflected
in this manual.

Starting the Setup Utility


To enter the BIOS Setup Utility, hit the <Delete> key while the system is booting-up. (In
most cases, the <Delete> key is used to invoke the BIOS setup screen. There are a few
cases when other keys are used, such as <F1>, <F2>, etc.) Each main BIOS menu option
is described in this manual.
The Main BIOS screen has two main frames. The left frame displays all the options that can
be configured. “Grayed-out” options cannot be configured. The right frame displays the key
legend. Above the key legend is an area reserved for a text message. When an option is
selected in the left frame, it is highlighted in white. Often a text message will accompany it.
(Note that the BIOS has default text messages built in. We retain the option to include, omit,
or change any of these text messages.) Settings printed in Bold are the default values.
A " " indicates a submenu. Highlighting such an item and pressing the <Enter> key will
open the list of settings within that submenu.
The BIOS setup utility uses a key-based navigation system called hot keys. Most of these
hot keys (<F1>, <F2>, <F3>, <Enter>, <ESC>, <Arrow> keys, etc.) can be used at any time
during the setup navigation process.

83
Super X12DAi-N6 User's Manual

4.2 Main Setup


When you first enter the AMI BIOS setup utility, you will enter the Main setup screen. You can
always return to the Main setup screen by selecting the Main tab on the top of the screen.
The Main BIOS setup screen is shown below and the following items will be displayed:

System Date/System Time


Use this option to change the system date and time. Highlight System Date or System Time
using the arrow keys. Enter new values using the keyboard. Press the <Tab> key or the arrow
keys to move between fields. The date must be entered in MM/DD/YYYY format. The time
is entered in HH:MM:SS format.
Note: The time is in the 24-hour format. For example, 5:30 P.M. appears as 17:30:00.
The date's default value is the BIOS build date after RTC reset.

Supermicro X12DAi-N6

BIOS Version
This item displays the version of the BIOS ROM used in the system.

Build Date
This item displays the date when the version of the BIOS ROM used in the system was built.

84
Chapter 4: BIOS

CPLD Version
This item displays the Complex Programmable Logic Device version.

Memory Information

Total Memory
This item displays the total size of memory available in the system.

85
Super X12DAi-N6 User's Manual

4.3 Advanced Setup Configurations


Use the arrow keys to select the Advanced menu and press <Enter> to access the submenu
items:

Warning: Take caution when changing the Advanced settings. An incorrect value, a very high
DRAM frequency, or an incorrect DRAM timing setting may make the system unstable. When
this occurs, revert to default manufacturer settings.

Boot Feature

Quiet Boot
Use this feature to select the screen display between the POST messages and the OEM logo
upon bootup. Select Disabled to display the POST messages. Select Enabled to display the
OEM logo instead of the normal POST messages. The options are Disabled and Enabled.
Note: BIOS POST (Power-on Self Test) messages are always displayed regardless
of the setting for this feature.

Option ROM Messages


Use this feature to set the display mode for the Option ROM. Select Keep Current to display
the current AddOn ROM setting. Select Force BIOS to use the Option ROM display set by
the system BIOS. The options are Force BIOS and Keep Current.

86
Chapter 4: BIOS

Bootup NumLock State


Use this feature to set the Power-on state for the <Numlock> key. The options are On and Off.

Wait For "F1" If Error


Use this feature to force the system to wait until the "F1" key is pressed if an error occurs.
The options are Disabled and Enabled.

Interrupt 19 Capture
Interrupt 19 is the software interrupt that handles the boot disk function. When this feature
is set to Immediate, the ROM BIOS of the host adapters will "capture" Interrupt 19 at bootup
immediately and allow the drives that are attached to these host adapters to function as
bootable disks. If this feature is set to Postponed, the ROM BIOS of the host adapters will not
capture Interrupt 19 immediately and allow the drives attached to these adapters to function
as bootable devices at bootup. The options are Immediate and Postponed.

Re-try Boot
When EFI (Extensible Firmware Interface) Boot is selected, the system BIOS will automatically
reboot the system from an EFI boot device after an initial boot failure. Select Legacy Boot to
allow the BIOS to automatically reboot the system from a Legacy boot device after an initial
boot failure. The options are Disabled, Legacy Boot, and EFI Boot.

87
Super X12DAi-N6 User's Manual

Power Configuration

Watch Dog Function


Select Enabled to allow the Watch Dog timer to reboot the system when it is inactive for more
than 5 minutes. The options are Enabled and Disabled.
If this feature is set to Enabled, the following feature will display:

Watch Dog Action (Available when "Watch Dog Function" is set to Enabled.)
This feature allows the user to determine how the watch dog function can be triggered. The
options are NMI and Reset.

Front USB Port(s)


Select Enabled to allow the specific type of USB devices to be used in the front USB ports.
Select Enabled (Dynamic) to allow or disallow this particular type of USB devices to be used
in the front USB ports without rebooting the system. The options are Enabled, Disabled, and
Enabled (Dynamic).

Rear USB Port(s)


Select Enabled to allow the specific type of USB devices to be used in the rear USB ports.
Select Enabled (Dynamic) to allow or disallow this particular type of USB devices to be used
in the rear USB ports without rebooting the system. The options are Enabled, Disabled, and
Enabled (Dynamic).

EuP (Energy Using Product)


Use this feature to enable the European Union's Ecodesign Directive -- EuP (Energy Using
Product) standard. The options are Disabled and Enabled.

Restore on AC Power Loss


Use this feature to set the power state after a power outage. Select Stay Off for
the system power to remain off after a power loss. Select Power On for the system
power to be turned on after a power loss. Select Last State to allow the system to
resume its last power state before a power loss. The options are Stay Off, Power On,
and Last State.

Power Button Function


This feature controls how the system shuts down when the power button is pressed. Select 4
Seconds Override for the user to power off the system after pressing and holding the power
button for four seconds or longer. Select Instant Off to instantly power off the system as soon
as the user presses the power button. The options are Instant Off and 4 Seconds Override.

88
Chapter 4: BIOS

CPU Configuration

The following CPU information will display:


• Processor BSP Revision

• Processor Socket

• Processor ID

• Processor Frequency

• Processor Max Ratio

• Processor Min Ratio

• Microcode Revision

• L1 Cache RAM

• L2 Cache RAM

• L3 Cache RAM

• Processor 0 Version

• Processor 1 Version

89
Super X12DAi-N6 User's Manual

CPU1 Core Disable Bitmap/CPU2 Core Disable Bitmap


The following features will display:
Available Bitmap: The available Bitmap will displayed.

Core Disable Bitmap (Hex)


Enter 0 to enable all CPU cores. Enter FFFFFFFFFFF to disable all CPU cores. Please note
that at least one core per CPU must be enabled. Disabling all cores is not allowed. The
default option is 0.

Hyper-Threading (ALL) (Available when supported by the CPU)


Select Enable to support Intel Hyper-threading Technology to enhance CPU performance.
The options are Disable and Enable.

Hardware Prefetcher
If this feature is set to Enable, the hardware prefetcher will prefectch data from the main
system memory to Level 2 cache to help expedite data transaction to enhance memory
performance. The options are Disable and Enable.

Adjacent Cache Prefetch


Select Enable for the CPU to prefetch both cache lines for 128 bytes as comprised. Select
Disable for the CPU to prefetch both cache lines for 64 bytes. The options are Disable and
Enable. (Note: Refer to Intel’s website for detailed information.)

DCU Streamer Prefetcher


If this feature is set to Enable, the DCU (Data Cache Unit) streamer prefetcher will prefetch
data streams from the cache memory to the DCU (Data Cache Unit) to speed up data
accessing and processing to enhance CPU performance. The options are Disable and Enable.

DCU IP Prefetcher
This feature allows the system to use the sequential load history, which is based on the
instruction pointer of previous loads, to determine whether the system will prefetch additional
lines. The options are Enable and Disable.

LLC Prefetch
If this feature is set to Enable, LLC (hardware cache) prefetching on all threads will be
supported. The options are Enable and Disable.

Extended APIC (Extended Advanced Programmable Interrupt Controller)


Based on the Intel Hyper-Threading technology, each logical processor (thread) is assigned
256 APIC IDs (APIDs) in 8-bit bandwidth. When this feature is set to Enable, the APIC ID
will be expanded from 8 bits to 16 bits to provide 512 APIDs to each thread to enhance CPU
performance. The options are Disable and Enable.

90
Chapter 4: BIOS

VMX
Select Enable to enable the Intel Vanderpool Technology for Virtualization platform support,
which will allow multiple operating systems to run simultaneously on the same computer
to maximize system resources for performance enhancement. The options are Enable and
Disable.

Enable SMX
Select Enable to support Safer Mode Extensions (SMX) which provides a programming
interface for system software to establish a controlled environment to support the trusted
platform configured by the end user and to verify a virtual machine monitor before it is allowed
to run. The options are Disable and Enable.

PPIN Control
Select Unlock/Enable to use the Protected-Processor Inventory Number (PPIN) in the system.
The options are Unlock/Enable and Lock/Disable.

AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instructions (NI) to
ensure data security. The options are Enable and Disable.
----------------------------------------------------------------
TME, TME-MT, TDX
----------------------------------------------------------------

Total Memory Encryption (TME)


Select Enabled for total memory encryption support to enhance memory data security. The
options are Disabled and Enabled.
If this feature is set to Enabled, the followings item will display:

Total Memory Encryption Multi-Tenant (TME-MT) (Available when "Total Memory


Encryption" is set to Enabled & "Limit CPU PA to 46 Bits" below is set to Disable)
Select Enabled for Total Memory Encryption Multi-Tenant support to maximize memory data
security. The options are Disabled and Enabled.
If this feature is set to Enabled, the followings item will display:

Max TME-MT Keys (Available when Total Memory Encryption is set to Enabled)
This feature displays the value of maximum Total Memory Encryption Multi-Tenant (TME-MT)
keys.

91
Super X12DAi-N6 User's Manual

----------------------------------------------------------------

Software Guard Extension (SGX)


--------------------------------------------------------------
Note: For SGX to work properly, please use the CPUs that support this feature and
be sure to install one CPU per channel.

SGX Factory Reset (Available when TME-MT is set to Enabled and the SGX feature
is supported by the CPU used in the system)
Select Enabled to reset the factory default setting for SGX (Software Guard Extension). The
options are Disabled and Enabled.

SW (Software) Guard Extensions (SGX) (Available when TME-MT is set to Enabled


and the SGX feature is supported by the CPU used in the system)
Select Enabled to support Software Guard Extensions (SGX) for memory data security
enhancement. The options are Disabled and Enabled.

SGX Package Info In-Band Access (Available when TME-MT is set to Enabled and
the SGX feature is supported by the CPU used in the system)
If this feature is set to Enabled, Software Guard Extensions (SGX) package information will
become available for in-band access. The options are Disabled and Enabled.

Limit CPU PA to 46 bits


Select Enable to limit CPU physical address to 46 bits to support the older Hyper-v CPU
platform. The options are Enable and Disable.

92
Chapter 4: BIOS

Advanced Power Management Configuration

Power Technology
Select Energy Effiency to support power-saving mode. Select Custom to customize system
power settings. Select Disable to disable power-saving settings. The options are Disable,
Energy Efficient, and Custom.
If the feature above is set to Custom, the following features will become available for configuration:

Power Performance Tuning


This feature allows the user to select whether the BIOS or Operating System chooses
energy performance bias tuning. The options are OS Controls EPB or BIOS Controls EPB.
*If the item above is set to BIOS Controls EPB, the following item will be displayed:

ENERGY_PERF_BIAS_CFG Mode (ENERGY PERFORMANCE BIAS


CONFIGURATION Mode) (Available when "Power Performance Tuning" is set to
BIOS Controls EPB)
Use this feature to configure the proper operation setting for your machine by achieving
the desired system performance level and energy saving (efficiency) level at the same
time. Select Performance to enhance system performance; however, this may consume
more power as energy is needed to fuel the processors for operation. The options are
Maximum Performance, Performance, Balanced Performance, Balanced Power, and
Power.

93
Super X12DAi-N6 User's Manual

CPU P State Control (Available when "Power Technology" is


set to Custom)

SpeedStep (Pstates)
EIST (Enhanced Intel SpeedStep Technology) allows the system to automatically adjust
processor voltage and core frequency in an effort to reduce power consumption and heat
dissipation. Please refer to Intel’s website for detailed information. The options are Disable
and Enable.

EIST (Enhanced Intel SpeedStep Technology) PSD Function (Available when


"SpeedStep" is set to Enable)
This feature reduces the latency that occurs when one P-state changes to another, thus
allowing the transitions of P-state changing to occur more frequently. This will allow for
more demand-based P-state changing or switching that is based on real-time energy needs
of applications so that the power-to-performance balance can be optimized for energy
efficiency. The options are HW_ALL and SW_ALL

Turbo Mode (Available when "SpeedStep" is set to Enable)


Select enable to allow the CPU to operate at the manufacturer-defined turbo speed by
increasing CPU clock frequency. This feature is available when it is supported by the
processors used in the system. The options are Disable and Enable.

Hardware PM (Power Management) State Control (Available when


"Power Technology" is set to Custom)

Hardware P-States
If this feature is set to Disable, system hardware will choose a P-state setting for the
system based on an OS request. If this feature is set to Native Mode, hardware will choose
a P-state setting based on the OS guidance. If this feature is set to Native Mode with No
Legacy Support, system hardware will choose a P-state setting independently without OS
guidance. The options are Disable, Native Mode, Out of Band Mode, and Native Mode
with No Legacy Support.

Frequency Prioritization

RAPL Prioritization
Use this feature to enable the system RAPL balancer. When RAPL balancer is enabled,
it allows specific cores to clock higher by reducing the frequency of cores running lower-
priority software. The options are Enable and Disable.

94
Chapter 4: BIOS

CPU C State Control

Enable Monitor MWAIT


Select Enable to support Monitor and Mwait, which are two instructions in Streaming
SIMD Extension 3 (SSE3), to improve synchronization between multiple threads for CPU
performance enhancement. The options are Enable, and Disable.

CPU C6 Report (Available when "Autonomous Core C-State" is set to Disable)


Select Enable to allow the BIOS to report the CPU C6 state (ACPI C3) to the operating
system. During the CPU C6 state, power to all caches is turned off. The options are Auto,
Enable, and Disable.

Enhanced Halt State (C1E) (Available when "Autonomous Core C-State" is set to
Disable)
Select Enable to enable "Enhanced Halt State" support, which will significantly reduce the
CPU's power consumption by minimizing CPU's clock cycles and reduce voltage during a
"Halt State". The options are Disable and Enable.

Package C State Control

Package C State
Use this feature to optimize and reduce CPU package power consumption in idle mode.
Please note that the changes you've made in this setting will affect all CPU cores or the
circuits of the entire system. The options are C0/C1 state, C2 state, C6 (non-Retention)
state and Auto.

CPU T State Control (Available when "Power Technology" is set to


Custom)

Software Controlled T-States


If this feature is set to Enable, CPU throttling will be controlled by the OS, which will reduce
the speed of CPU. The options are Enable and Disable.

95
Super X12DAi-N6 User's Manual

Chipset Configuration
Warning: Setting the wrong values in the following features may cause the system to malfunc-
tion.

North Bridge
This feature allows the user to configure Intel North Bridge parameters.

Uncore Configuration

This section allows the user to configure the following Uncore settings:
• Number of CPU

• Number of IIO

• Current UPI Link Speed

• Current UPI Link Frequency

• Global MMIO Low Base/Limit

• Global MMIO High Base/Limit

• PCIe Configuration Base/Size

96
Chapter 4: BIOS

Degrade Precedence
Use this feature to select the degrading precedence option for Ultra Path Interconnect (UPI)
connections. Select Topology Precedent to degrade UPI features if the system options
are in conflict. Select Feature Precedent to degrade UPI topology if system options are in
conflict. The options are Topology Precedence and Feature Precedence.

Link L0p Enable


Select Enable for the system BIOS to enable Link L0p support which will allow the CPU
to reduce the UPI links from full width to half width in the event when the CPU's workload
is low in an attempt to save power. This feature is available for the system that uses Intel
processors with UPI technology support. The options are Disable, Enable, and Auto.
Note: You can change the performance settings for non-standard applications by us-
ing this parameter. It is recommended that the default settings be used for standard
applications.

Link L1 Enable
Select Enable for the BIOS to activate Link L1 support which will power down the UPI links
to save power when the system is idle. This feature is available for the system that uses
Intel processors with UPI technology support. The options are Disable, Enable, and Auto.
Note: Link L1 is an excellent feature for an idle system. L1 is used during Package
C-States when its latency is hidden by other components during a wakeup.

97
Super X12DAi-N6 User's Manual

XPT Remote Prefetch


Select Enable to support XPT (Extended Prediction Table) Remote Prefetch which will
allow an LLC request to be duplicated and sent to an appropriate memory controller in a
remote machine based on the recent LLC history to reduce latency. The options are Enable,
Disable, and Auto.

KTI Prefetch
Select Enable for the KTI prefetcher to preload the L1 cache with data deemed relevant
which will allow the memory read to start earlier on a DDR bus in an effort to reduce latency.
Select Auto for the KTI prefetcher to automatically preload the L1 cache with relevant data
whenever is needed. The options are Auto, Enable, and Disable.

Local/Remote Threshold
Use this feature to set the threshold for the Interrupt Request (IRQ) signals, which handle
hardware interruptions. The options are Disable, Auto, Low, Medium, and High.

IO Directory Cache (IODC)


Select Enable for the IODC (I/O Directory Cache) to generate snoops instead of generating
memory lockups for remote IIO (InvIToM) and/or WCiLF (Cores). Select Auto for the IODC to
generate snoops (instead of memory lockups) for WCiLF (Cores). The options are Disable,
Auto, Enable for Remote InvItoM Hybrid Push, InvItoM AllocFlow, Enable for Remote
InvItoM Hybrid AllocNonAlloc, and Enable for Remote InvItoM and Remote WCiLF.

SNC (Sub NUMA)


Select Enable to use "Sub NUMA Clustering" (SNC), which supports full SNC (2-cluster)
interleave and 1-way IMC interleave. Select Auto for 1-cluster or 2-cluster support depending
on the status of IMC (Integrated Memory Controller) Interleaving. The options are Disable
and Enable SNC2 (2-clusters).

XPT Prefetch
Select Enable to support XPT (Extended Prediction Table) Prefetch which will allow an LLC
request to be duplicated and sent to an appropriate memory controller based on the recent
LLC history to reduce latency. The options are Enable, Disable, and Auto.

Snoop Throttle Configuration


Use this feature to set the level of snoop throttle for the PCH, which will determine how
much speed to decrease in operation when the system is in the snoop state. The options
are Disabled, Low, Medium, High, and Auto.

PCIe Remote P2P (Peer-to-Peer) Relaxed Ordering


Select Disable to support PCIe remote peer-to-peer relaxed writing ordering, which will
allow hardware to enforce peer-to-peer write ordering. The options are Enable and Disable.

98
Chapter 4: BIOS

Stale AtoS (A to S)
The in-memory directory has three states: I, A, and S states. The I (-invalid) state indicates
that the data is clean and does not exist in the cache of any other sockets. The A (-snoop All)
state indicates that the data may exist in another socket in an exclusive or modified state.
The S state (-Shared) indicates that the data is clean and may be shared in the caches
across one or more sockets. When the system is performing "read" on the memory and
if the directory line is in A state, we must snoop all other sockets because another socket
may have the line in a modified state. If this is the case, a "snoop" will return the modified
data. However, it may be the case that a line "reads" in an A state, and all the snoops come
back with a "miss". This can happen if another socket reads the line earlier and then has
silently dropped it from its cache without modifying it. If "Stale AtoS" is enabled, a line will
transition to the S state when the line in the A state returns only snoop misses. That way,
subsequent reads to the line will encounter it in the S state and will not have to snoop,
saving the latency and snoop bandwidth. Stale "AtoS" may be beneficial in a workload
where there are many cross-socket reads. The options are Disable, Enable, and Auto.

LLC Dead Line Alloc


Select Enable to opportunistically fill the deadlines in the LLC. The options are Enable,
Disable, and Auto.

Memory Configuration

99
Super X12DAi-N6 User's Manual

STEP(Samsung TestBIOS & Enchanced PPR) DRAM Test


Select Enable to enable Samsung TestBIOS & Enchanced PPR funtion. The options are
Enable and Disable.

Operation Mode(Available when "STEP DRAM Test" is set to Enable)


Use this feature to set the operation mode for STEP DRAM Test. The options are Test Only
and Test and Repair.

Enforce POR (Plan of Record)


Select POR to enforce POR restrictions for DDR4 memory frequency and voltage
programming. The options are POR and Disable.

PPR Type
Post Package Repair (PPR) is a new feature available for the DDR4 Technology. PPR
provides additional spare capacity within a DDR4 DRAM module that is used to replace
faulty cell areas detected during system boot. PPR offers two types of memory repairs.
Soft Post Package Repair (sPPR) provides a quick, temporary fix on a raw element in a
bank group of a DDR4 DRAM device, while hard Post Package Repair (hPPR) will take
a longer time to provide a permanent repair on a raw element. The options are Soft PPR,
Hard PPR, and PPR Disabled.

Memory Frequency
Use this feature to set the maximum memory frequency for onboard memory modules.
The options are Auto, 2133, 2200, 2400, 2600, 2666, 2800, 2933, 3000, and 3200. (Note:
Maximum memory frequency is dependent on the CPU SKU.)

Data Scrambling for DDR4


Select Enable to enable data scrambling for DDR4 modules to enhance memory data
security. Select Auto to use the Memory Reference Code (MRC) defaulting setting for DDR4
data scrambling. The options are Enable and Disable.

eADR Support
Select Enable to enable eADR capability in the platform. The options are Auto, Disable
and Enable.

Enable ADR
Select Enable for ADR (Async DIMM Module Self-Refresh) support to enhance memory
performance. The options are Disable and Enable.

Data Scrambling for PMem (Available when "Enabled ADR" is set to Enable)
Select Enable to enable data scrambling for DIMM modules to enhance memory data
security. Select Auto to use the Memory Reference Code (MRC) defaulting setting for DIMM
memory data scrambling. The options are Enable and Disable.

100
Chapter 4: BIOS

Legacy ADR Mode (Available when "Enabled ADR" is set to Enable)


Select Enable to support Legacy ADR (Async DIMM Module Self-Refresh) mode to enhance
memory performance. The options are Enable and Disable.

Erase-Arm NVDIMMs (Available when "Enabled ADR" is set to Enable, and when
NVDIMMs are detected/installed in the system)
If this feature is set to Enable, the function that "arms" the NVM for safe operations in the
event of a power loss will be removed. The options are Enable and Disable.

Restore NVDIMMs (Available when "Enabled ADR" is set to Enable, and when
NVDIMMs are detected/installed in the system)
Select Enable to automatically restore the functionality and the features of NVDIMM
modules. The options are Enable and Disable.

Interleave NVDIMMs (Available when "Enabled ADR" is set to Enable, and when
NVDIMMs are detected/installed in the system)
If this feature is set to Enable, all onboard NVDIMM modules will be configured together as
a group for the interleave mode. If this item is set to Disable, individual NVDIMM module
modules will be configured separately for the interleave mode. The options are Enable and
Disable.

2X Refresh Enable
Select Enable for memory 2X refresh support to enhance memory performance. The options
are Disable, Enable, and Auto.

Memory Topology

This item displays the information of onboard memory modules as detected by the BIOS.

101
Super X12DAi-N6 User's Manual

Memory RAS (Reliability_Availability_Serviceability) Configuration

Enable Pcode WA (Workaround) for SAI (Security Attribute of the Initiator) PG


(Policy Group)
Pcode, a register transfer language designed for reverse engineering, translates individual
processor instructions into a sequence of Pcode operations in order to facilitate the
construction of data-flow graphs and dissembling of processor instructions for machine
application. Select Enabled to allow Pcode to work around the SAI group policy to achieve
a solution with a next-step instruction. The options are Disabled and Enabled.

Mirror Mode (Unavailable when "UEFI ARM Mirror" below is set to Enabled and
"ADDDC Sparing" below is set to Disabled)
Use this feature to configure the mirror mode settings for all 1LM/2LM memory modules
installed in the system which will create a duplicate copy of data stored in the memory to
increase memory security, but it will reduce the memory capacity into half. The options are
Disabled and Full Mirror Mode.

UEFI ARM Mirror (Only available when "Mirror Mode" is set to Disabled and
"ADDDC Sparing" is set to Disabled)
Select Enabled to mimic behavior of UEFI-based ARM (Address Range Mirror) with setup
options to increase memory security, but it will reduce the memory capacity into half. The
options are Disabled and Enabled.

102
Chapter 4: BIOS

Correctable Error Threshold


This feature allows the user to enter the threshold value for correctable memory errors.
The default setting is 512.

Partial Cache Line Sparing PCLS


Select Enabled to support partial cache line sparing, which will allow partial of data
contained in a cache line to be copied in the cache memory for safe-keeping/data security.
The options are Disabled and Enabled.

ADDDC (Adaptive Double Device Data Correction) Sparing (Available if "UEFI ARM
Mirror" is set to Enabled)
Select Enable for Adaptive Double Device Data Correction (ADDDC) support, which will
not only provide memory error checking and correction but will also prevent the system
from issuing a performance penalty before a device fails. Please note that virtual lockstep
mode will only start to work for ADDDC after a faulty DRAM module is spared. The options
are Enabled and Disabled.

Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors
detected in a memory module and send the corrections to the requestor (the original
source). When this feature is set to Enable, the IO hub will read and write back one cache
line every 16K cycles if there is no delay caused by internal processing. By using this
method, roughly 64 GB of memory behind the IO hub will be scrubbed every day. The
options are Enabled, Disabled, and Enable at End of POST.

IIO Configuration

CPU1 Configuration/CPU2 Configuration

IOU0 (IIO PCIe Port 1)


Use this feature to configure the PCIe Bifurcation setting for a PCIe port specified by the
user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.

IOU1 (IIO PCIe Port 2)


Use this feature to configure the PCIe Bifurcation setting for a PCIe port specified by the
user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.

IOU3 (IIO PCIe Port 4)


Use this feature to configure the PCIe Bifurcation setting for a PCIe port specified by the
user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.

103
Super X12DAi-N6 User's Manual

IOU4 (IIO PCIe Port 5)


Use this feature to configure the PCIe Bifurcation setting for a PCIe port specified by the
user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.

IOAT Configuration

Disable TPH
TPH (TLP Processing Hint) is used for data-tagging with a destination ID and a few
important attributes. It can send critical data to a particular cache without writing through
to memory. Select No for TLP Processing Hint support, which will allow a "TPL request" to
provide "hints" to help optimize the processing of each transaction occurred in the target
memory space. The options are Yes and No.

Prioritize TPH (TLP Processing Hint)


Select Enable to prioritize the TPL requests that will allow the "hints" to be sent to help
facilitate and optimize the processing of certain transactions in the system memory. The
options are Enable and Disable.

Relaxed Ordering
Select Yes to allow certain transactions to be processed and completed before other
transactions that have already been enqueued. The options are Yes and No.

Intel® VT for Directed I/O (VT-d)

Intel® VT for Directed I/O


Use this feature to enable the Intel Virtualization Technology support for Direct I/O VT-d
by reporting the I/O device assignments to the VMM (Virtual Machine Monitor) through the
DMAR ACPI tables. This feature offers fully-protected I/O resource sharing across Intel
platforms, providing greater reliability, security and availability in networking and data-
sharing. The options are Enable and Disable.

ACS (Access Control Services) Control (Available when Intel® VT for Directed I/O
(VT-d) is set to Yes)
Select Enable to program ACS control to Chipset PCIe Root Port bridges. Select Disable to
program ACS control to all PCIe Root Port bridges. The options are Enable and Disable.

Interrupt Remapping (Available when "Intel® VT for Directed I/O (VT-d)" is set to
Enable)
If this feature is set to Enable, I/O DMA transfer remapping and device-generated interrupts
will be supported. The options are Auto, Enable, and Disable.

104
Chapter 4: BIOS

Intel® VMD Technology

This section describes the configuration settings for the Intel VMD Technology.
Note 1. After you’ve enabled VMD in the BIOS on a PCIe slot, this PCIe slot will be
dedicated for VMD use only, and it will no longer support any PCIe device. To re-activate
this slot for PCIe use, please disable VMD in the BIOS.

Note 2. PCIe slots and naming can differ depending on the PCIe devices installed on
your motherboard.

Intel® VMD for Volume Management Device on CPU1

VMD Config for IOU 0

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

VMD Port 1A/1B/1C/1D (Available for onboard NVMe ports only)


Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

VMD Config for IOU 1

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

VMD Port 2A/2B/2C/2D (Available for onboard NVMe ports only)


Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

105
Super X12DAi-N6 User's Manual

VMD Config for IOU 3

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

VMD Port 4A/4B/4C/4D (Available for onboard NVMe ports only)


Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

VMD Config for IOU 4

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

P1_NVME0/P1_NVME1/P1_M.2_0/P1_M.2_1 (Available for onboard NVMe ports


only)
Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

Intel® VMD for Volume Management Device on CPU2

VMD Config for IOU 0

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

P2_NVME0/P2_NVME1 (Available for onboard NVMe ports only)


Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

106
Chapter 4: BIOS

VMD Config for IOU 1

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

VMD Port 2A/2B/2C/2D (Available for onboard NVMe ports only)


Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

VMD Config for IOU 3

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

VMD Port 4A/4B/4C/4D (Available for onboard NVMe ports only)


Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

VMD Config for IOU 4

Enable/Disable VMD
Select Enable to enable Intel Volume Management Device Technology support for the root port specified by the user. The
options are Enable and Disable.

*If Enable/Disable VMD is set to Enable to a port specified by the user, the following items will display for the port selected.

VMD Port 5A/5B (Available for onboard NVMe ports only)


Select Enable to enable Intel Volume Management Device Technology support for the root port. The options are Enable
and Disable.

Hot Plug Capable


Select Enable to enable Hot Plug support for the root ports specified by the user, which will allow the user to change the
devices on those root ports without shutting down the system. The options are Enable and Disable.

PCI-E ASPM Support (Global)


Use this feature to enable the ASPM support for all downstream devices. The options are
No, Per-Port and L1 Only.
107
Super X12DAi-N6 User's Manual

IIO eDPC (Enhanced Downstream Port Containment) Support


Use this feature to configure the setting for IIO Enhanced Downstream Port Containment
(eDPC) support for your system in an effort to improve the error containment capacity within
the PCIe subsystem when an uncorrected error is detected either at the root port or at the
switch downstream port. Select Disable to disable IIO eDPC support. Select On Fatal Error
to enable IIO eDPC support in your system when a fatal error occurs. Select On Fatal and
Non-Fatal Error to enable IIO eDPC support when an error, fatal or non-fatal, has occurred.
The options are On Fatal Error, On Fatal and Non-Fatal Errors, and Disable.
*If this feature is set to On Fatal Error/On Fatal and Non-Fatal Errors, the following features
will be displayed:

IIO eDPC Interrupt (Available when "IIO eDPC Support" is set to On Fatal Error/On
Fatal and Non-Fatal Errors)
Select Enable to enable IIO eDPC Interrupt support. The options are Enabled and Disable.

IIO eDPC ERR_COR (Error Correction) Message (Available when "IIO eDPC
Support" is set to On Fatal Error/On Fatal and Non-Fatal Errors
If this feature is set to Enable, an IIO eDPC error correction message will be displayed.
The options are Enabled and Disable.

108
Chapter 4: BIOS

South Bridge
The following South Bridge information will display:
• USB Module Version

• USB Devices

Legacy USB Support


Select Enabled to support onboard legacy USB devices. Select Auto to disable legacy support
if there are no legacy USB devices present. Select Disable to have all USB devices available
for EFI applications only. The options are Enabled, Disabled and Auto.

XHCI Hand-Off
This is a work-around solution for operating systems that do not support XHCI (Extensible
Host Controller Interface) hand-off. The XHCI ownership change should be claimed by the
XHCI driver. The options are Disabled and Enabled.

Port 60/64 Emulation


Select Enabled for I/O port 60h/64h emulation support, which in turn, will provide complete
legacy USB keyboard support for the operating systems that do not support legacy USB
devices. The options are Disabled and Enabled.

109
Super X12DAi-N6 User's Manual

PCIe PLL SSC


Select Enabled for PCH PCIe Spread Spectrum Clocking support, which will allow the BIOS
to monitor and attempt to reduce the level of electromagnetic interference caused by the
components whenever needed. The options are Enabled and Disabled.

Port 61h Bit-4 Emulation


Select Enabled to enable the emulation of Port 61h bit-4 toggling in SMM (System Management
Mode). The options are Disabled and Enabled.

Server ME (Management Engine) Configuration

The following General ME Configuration will display:


• General ME Configuration

• Oper. Firmware Version

• Backup Firmware Version

• Recovery Firmware Version

• ME Firmware Status #1

• ME Firmware Status #2

• Current State

• Error Code

110
Chapter 4: BIOS

SATA Configuration

SATA Controller
This feature enables or disables the onboard SATA controller supported by the Intel PCH
chip. The options are Enable and Disable.

Configure SATA as (Available when "SATA Controller" is set to Enable)


Select AHCI to configure a SATA drive specified by the user as an AHCI drive. Select RAID
to configure a SATA drive specified by the user as a RAID drive. The options are AHCI and
RAID.

SATA RSTe Boot Info (Available when "Configure SATA as" is set to RAID)
Select Enable for full int13h support which will allow the system to boot using a device attached
to the SATA controller. The options are Disable and Enable.
Note: For this feature to work properly, please set the CSM Storage OPRM policy to
Legacy.)

Support Aggressive Link Power Management


When this feature is set to Enable, the SATA AHCI controller manages the power use of the
SATA link. The controller will put the link in a low power mode during an extended period of
I/O inactivity, and will return the link to an active state when I/O activity resumes. The options
are Enable and Disable.

111
Super X12DAi-N6 User's Manual

SATA RAID Option ROM/UEFI Driver (Available when "Configure SATA as" is set to
RAID)
Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy driver for
system boot. The options are Disable, EFI, and Legacy.

SATA Port 0 - SATA Port 7

Hot Plug
Select Enable to support Hot-plugging for the device installed on a selected SATA port
which will allow the user to replace the device installed in the slot without shutting down
the system. The options are Enable and Disable.

Spin Up Device
Select Enable for Staggered Spin Up support which will allow the SATA devices specified by
the user to spin up one at a time at boot up in an effort to prevent all hard drive disks from
spinning up at the same time, causing a power surge. The options are Enable and Disable.

SATA Device Type


Use this feature to specify if the device installed on the SATA port specified by the user
should be connected to a Solid State drive or a Hard Disk Drive. The options are Hard
Disk Drive and Solid State Drive.

112
Chapter 4: BIOS

PCIe/PCI/PnP Configuration

The following PCI information will be displayed:


• PCI Bus Driver Version

Above 4G Decoding (Available if the system supports 64-bit PCI decoding)


Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address.
The options are Enabled and Disabled.

SR-IOV Support (Available if the system supports Single-Root Virtualization)


Select Enabled for Single-Root IO Virtualization support. The options are Enabled and
Disabled.

ARI Support
Select Enable for Alternative Routing-ID Interpretation (ARI) support. The options are Enable
and Disable.

Bus Master Enable


Select Enable to disable the Bus Master Attribute for Pre-Boot DMA Protection. The options
are Enable and Disable.

113
Super X12DAi-N6 User's Manual

MMIO High Base


Use this feature to select the base memory size according to memory-address mapping for
the IO hub. The options are 40T, 32T, 24T, 16T, 4T, 2T, 1T, 512 G.

MMIO High Granularity Size


Use this feature to select the high memory size according to memory-address mapping for
the IO hub. The options are 1G, 4G, 16G, 64G, 256G, and 1024G.

Maximum Read Request


Select Auto for the system BIOS to automatically set the maximum size for a read request
for a PCIe device to enhance system performance. The options are Auto, 128 Bytes, 256
Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.

MMCFG Base
This feature determines how the lowest MMCFG (Memory-Mapped Configuration) base is
assigned to onboard PCI devices. The options are 1G, 1.5G, 1.75G, 2G, 2.25G, 3G, and Auto.

MVMe Firmware Source


This feature determines the source of M.2 drive EFI OpROM/firmware. The options are
Vendor defined Firmware and AMI Native Support.

VGA Priority
Use this feature to select the graphics device to be used as the primary video display for
system boot. The options are Onboard and Offboard.

Onboard Video Option ROM


Select UEFI to allow the user to boot the computer using the UEFI (Unified Extensible
Firmware Interface) device installed on the onboard video port. Select Legacy to allow the
user to boot the computer using a legacy device installed on the onboard video port. The
options are Disabled and UEFI.

CPU1 Slot 1 PCIe 4.0 x16 OPROM/CPU2 Slot 2 PCIe 4.0 x16 OPROM/CPU1 Slot 3
PCIe 4.0 x16 OPROM/CPU2 Slot 4 PCIe 4.0 x16 OPROM/CPU1 Slot 5 PCIe 4.0 x16
OPROM/CPU2 Slot 6 PCIe 4.0 x8 OPROM
Select EFI to allow the user to boot the computer using an EFI (Extensible Firmware Interface)
device installed on the PCIe slot specified by the user. Select Legacy to boot the computer
using a legacy device installed on the PCIe slot specified by the user. The options are Dis-
abled and EFI.

114
Chapter 4: BIOS

Onboard P1_NVME 0 Option ROM/Onboard P1_NVME 1 Option ROM/ Onboard P2_


NVME 0 Option ROM/Onboard P2_NVME 1 Option ROM
Select EFI to allow the user to boot the computer using an EFI (Extensible Firmware Interface)
device installed on the NVMe connector specified by the user. Select Legacy to boot the
computer using a legacy device installed on the NVME connector specified by the user. The
options are Disabled and EFI.

Onboard LAN1 Option ROM/Onboard LAN2 Option ROM


Select PXE to boot up your system using a legacy device installed on LAN 1 port and LAN 2
port. Select EFI to boot up your system using an EFI (Extensible Firmware Interface) device
installed on the LAN port specified by the user. Select Legacy to boot the computer using a
legacy device installed on the LAN port specified by the user. The default setting for LAN 1
port is EFI. The default setting for LAN2 port is Disabled.

Super IO Configuration

Super IO Chip AST2600

115
Super X12DAi-N6 User's Manual

Serial Port 1 Configuration

Serial Port
Select Enabled to enable Serial Port 1. The options are Enabled and Disabled.

Device Settings (Available when "Serial Port 1" is set to Enabled)


This feature displays the base I/O port address and the Interrupt Request address of Serial
Port 1.

Change Settings (Available when "Serial Port 1" is set to Enabled)


This feature specifies the base I/O port address and the Interrupt Request address of Serial
Port 1. Select Auto for the BIOS to automatically assign the base I/O and IRQ address to
Serial Port 1. The options for Serial Port 1 are Auto, (IO=3F8h; IRQ=4;), (IO=2F8h; IRQ=4;),
(IO=3E8h; IRQ=4;) and (IO=2E8h; IRQ=4;).

Serial Port 2 Configuration

Serial Port
Select Enabled to enable Serial Port 1. The options are Enabled and Disabled.

Device Settings (Available when "Serial Port 1" is set to Enabled)


This feature displays the base I/O port address and the Interrupt Request address of Serial
Port 1.

Change Settings (Available when "Serial Port 1" is set to Enabled)


This feature specifies the base I/O port address and the Interrupt Request address of Serial
Port 1. Select Auto for the BIOS to automatically assign the base I/O and IRQ address to
Serial Port 1. The options for Serial Port 1 are Auto, (IO=3F8h; IRQ=3;), (IO=2F8h; IRQ=3;),
(IO=3E8h; IRQ=3;) and (IO=2E8h; IRQ=3;).

Serial Port 2 Attribute


Select SOL to use Serial Port 2 as a Serial_Over_LAN(SOL) port for console redirection. The
default option is SOL.

116
Chapter 4: BIOS

Serial Port Console Redirection

COM1

Console Redirection
Select Enabled to enable COM Port 1 for Console Redirection, which will allow a client
machine to be connected to a host machine at a remote site for networking. The options are
Enabled and Disabled.
*If the item above is set to Enabled, the following items will become available for configuration:

Console Redirection Settings

Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection.
Select VT100 to use the ASCII Character set. Select VT100+ to add color and function key
support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use
UTF8 encoding to map Unicode characters into one or more bytes. The options are ANSI,
VT100, VT100+, and VT-UTF8.

117
Super X12DAi-N6 User's Manual

Bits Per second


Use this feature to set the transmission speed for a serial port used in Console Redirection.
Make sure that the same speed is used in the host computer and the client computer. A
lower transmission speed may be required for long and busy lines. The options are 9600,
19200, 38400, 57600 and 115200 (bits per second).

Data Bits
Use this feature to set the data transmission size for Console Redirection. The options are
7 (Bits) and 8 (Bits).

Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if
the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do
not want to send a parity bit with your data bits in transmission. Select Mark to add a mark
as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity
bit to be sent with your data bits. The options are None, Even, Odd, Mark, and Space.

Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial
data communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.

118
Chapter 4: BIOS

Flow Control
Use this feature to set the flow control for Console Redirection to prevent data loss caused
by buffer overflow. Send a "Stop" signal to stop sending data when the receiving buffer
is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The
options are None and Hardware RTS/CTS.

VT-UTF8 Combo Key Support


Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals.
The options are Enabled and Disabled.

Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text messages
to a remote server. The options are Disabled and Enabled.

Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Disabled and
Enabled.

Putty KeyPad
This feature selects Function Keys and KeyPad settings for Putty, which is a terminal
emulator designed for the Windows OS. The options are VT100, LINUX, XTERMR6, SCO,
ESCN, and VT400.

SOL

Console Redirection
Select Enabled to enable COM Port 1 for Console Redirection, which will allow a client
machine to be connected to a host machine at a remote site for networking. The options are
Enabled and Disabled.
*If the item above is set to Enabled, the following items will become available for configuration:

Console Redirection Settings

Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection.
Select VT100 to use the ASCII Character set. Select VT100+ to add color and function key
support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use
UTF8 encoding to map Unicode characters into one or more bytes. The options are ANSI,
VT100, VT100+, and VT-UTF8.

119
Super X12DAi-N6 User's Manual

Bits Per second


Use this feature to set the transmission speed for a serial port used in Console Redirection.
Make sure that the same speed is used in the host computer and the client computer. A
lower transmission speed may be required for long and busy lines. The options are 9600,
19200, 38400, 57600 and 115200 (bits per second).

Data Bits
Use this feature to set the data transmission size for Console Redirection. The options are
7 (Bits) and 8 (Bits).

Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if
the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do
not want to send a parity bit with your data bits in transmission. Select Mark to add a mark
as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity
bit to be sent with your data bits. The options are None, Even, Odd, Mark, and Space.

Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial
data communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.

120
Chapter 4: BIOS

Flow Control
Use this feature to set the flow control for Console Redirection to prevent data loss caused
by buffer overflow. Send a "Stop" signal to stop sending data when the receiving buffer
is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The
options are None and Hardware RTS/CTS.

VT-UTF8 Combo Key Support


Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals.
The options are Enabled and Disabled.

Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text messages
to a remote server. The options are Disabled and Enabled.

Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Disabled and
Enabled.

Putty KeyPad
This feature selects Function Keys and KeyPad settings for Putty, which is a terminal
emulator designed for the Windows OS. The options are VT100, LINUX, XTERMR6, SCO,
ESCN, and VT400.

121
Super X12DAi-N6 User's Manual

Legacy Console Redirection Settings

Legacy Console Redirection Port


Use this feature to select the COM port to display redirection of Legacy OS and Legacy
OPROM messages. The options are SOL and COM1.

Legacy OS Redirection Resolution


Use this feature to select the number of rows and columns used in Console Redirection
for Legacy OS support. The options are 80x24 and 80x25.

Redirection After BIOS Post


Use this feature to enable or disable Legacy Console Redirection after BIOS POST. When
the option - Bootloader is selected, Legacy Console Redirection is disabled before booting
the OS. When the option - Always Enable is selected, Legacy Console Redirection remains
enabled upon OS bootup. The options are Always Enable and Bootloader.

Serial Port for Out-of-Band Management/Windows Emergency Management Services


(EMS)
The feature allows the user to configure Console Redirection settings to support Out-of-Band
Serial Port management.

Console Redirection (for EMS)


Select Enabled to use a COM port specified by the user for EMS Console Redirection. The
options are Enabled and Disabled.
*If the feature above is set to Enabled, the following items will become available for user's
configuration:

Console Redirection Settings (for EMS)

Out-of-Band Management Port


This feature selects a serial port in a client server to be used by the Windows Emergency
Management Services (EMS) to communicate with a remote host server. The options are
COM1 and SOL (Console Redirection).

Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection.
Select VT100 to use the ASCII character set. Select VT100+ to add color and function
key support. Select ANSI to use the extended ASCII character set. Select VT-UTF8 to use
UTF8 encoding to map Unicode characters into one or more bytes. The options are ANSI,
VT100, VT100+, and VT-UTF8.

122
Chapter 4: BIOS

Bits Per Second


This feature sets the transmission speed for a serial port used in Console Redirection.
Make sure that the same speed is used in both host computer and the client computer. A
lower transmission speed may be required for long and busy lines. The options are 9600,
19200, 57600, and 115200 (bits per second).

Flow Control
Use this feature to set the flow control for Console Redirection to prevent data loss caused
by buffer overflow. Send a "Stop" signal to stop data-sending when the receiving buffer
is full. Send a "Start" signal to start data-sending when the receiving buffer is empty. The
options are None, Hardware RTS/CTS, and Software Xon/Xoff.
The setting for each of
these features is displayed:
• Data Bits

• Parity

• Stop Bits

123
Super X12DAi-N6 User's Manual

ACPI Settings

Use this feature to configure Advanced Configuration and Power Interface (ACPI) power
management settings for your system.

NUMA
Select Enabled to enable Non-Uniform Memory Access support to enhance system
performance. The options are Enabled and Disabled.

UMA-Based Clustering
Use this feature to select the UMA (Uniform Memory Access) Based Clustering option. The
options are Hemisphere (20clusters) and Disabled (All2All).

WHEA Support
Select Enabled to support the Windows Hardware Error Architecture (WHEA) platform and
provide a common infrastructure for the system to handle hardware errors within the Windows
OS environment to reduce system crashes and to enhance system recovery and health
monitoring. The options are Enabled and Disabled.

High Precision Event Timer


Select Enabled to enable High Precision Event Timer. The options are Enable and Disable.

124
Chapter 4: BIOS

Trusted Computing (Available when a TPM device is installed


and detected by the BIOS)

When a TPM (Trusted-Platform Module) device is detected in your machine, the following
information will display:
• TPM 2.0 Device Found:

• Firmware Version:

• Vendor:

TPM v1.2 Support


Select Enable to enable TPM (Trusted Platform Module) 2.0 support to enhance system
integrity and data security. If there is a TPM jumper installed on the motherboard, please also
enable the jumper for this feature to work properly. Please note that the OS will not show
the security device when this feature is set to Enabled. Neither TCG EFI protocol nor INT1A
interaction will be available for use. If you have made changes on the setting of this feature, be
sure to reboot the system for the change to take effect. The options are Disable and Enable.
*If this option is set to Enable, the following screen and items will display:
• Active PCR Banks

• Available PCR Banks

125
Super X12DAi-N6 User's Manual

SHA-1 PCR Bank


Select Enabled to enable SHA-1 PCR Bank support to enhance system integrity and data
security. The options are Enabled and Disabled.

SHA256 PCR Bank


Select Enabled to enable SHA256 PCR Bank support to enhance system integrity and data
security. The options are Enabled and Disabled.

Pending Operation
Use this feature to schedule a TPM-related operation to be performed by a security (TPM)
device at the next system boot to enhance system data integrity. Your system will reboot
to carry out a pending TPM operation. The options are None and TPM Clear.
Note: Your system will reboot to carry out a pending TPM operation.

Platform Hierarchy (for TPM Version 2.0 and above)


Select Enabled for TPM Platform Hierarchy support which will allow the manufacturer to
utilize the cryptographic algorithm to define a constant key or a fixed set of keys to be
used for initial system boot. These early boot codes are shipped with the platform and are
included in the list of "public keys". During system boot, the platform firmware uses the
trusted public keys to verify a digital signature in an attempt to manage and control the
security of the platform firmware used in a host system via a TPM device. The options are
Enabled and Disabled.

Storage Hierarchy
Select Enabled for TPM Storage Hierarchy support that is intended to be used for non-
privacy-sensitive operations by a platform owner such as an IT professional or the end user.
Storage Hierarchy has an owner policy and an authorization value, both of which can be
set and are held constant (-rarely changed) through reboots. This hierarchy can be cleared
or changed independently of the other hierarchies. The options are Enabled and Disabled.

Endorsement Hierarchy
Select Enabled for Endorsement Hierarchy support, which contains separate controls to
address the user's privacy concerns because the primary keys in the hierarchy are certified
by the TPM key or by a manufacturer with restrictions on how an authentic TPM device
that is attached to an authentic platform can be accessed and used. A primary key can be
encrypted and certified with a certificate created by using TPM2_ ActivateCredential, which
allows the user to independently enable "flag, policy, and authorization values" without
involving other hierarchies. A user with privacy concerns can disable the endorsement
hierarchy while still using the storage hierarchy for TPM applications, permitting the platform
software to use the TPM. The options are Enabled and Disabled.

126
Chapter 4: BIOS

PH (Platform Hierarchy) Randomization (for TPM Version 2.0 and above)


Select Enabled for Platform Hierarchy Randomization support, which is used only during the
platform developmental stage. This feature cannot be enabled in the production platforms.
The options are Disabled and Enabled.

TXT Support
Select Enabled to enable Intel Trusted Execution Technology (TXT) support to enhance
system integrity and data security. The options are Disabled and Enabled.
Note 1: If the option for this feature (TXT Support) is set to Enabled, be sure to dis-
able EV DFX (Device Function On-Hide) support when it is present in the BIOS for
the system to work properly

Note 2: For more information on TPM, please refer to the TPM manual at http://www.
supermicro.com/manuals/other.

Network Configuration

Network Stack
Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Unified Extensible
Firmware Interface) for network stack support. The options are Enabled and Disabled.
*If "Network Stack" is set to Enabled, the following items will display:

127
Super X12DAi-N6 User's Manual

IPv4 PXE Support


Select Enabled to enable IPv4 PXE boot support. If this feature is disabled, it will not create
the IPv4 PXE boot option. The options are Disabled and Enabled.

IPv4 HTTP Support


Select Enabled to enable IPv4 HTTP boot support. If this feature is disabled, it will not create
the IPv4 HTTP boot option. The options are Enabled and Disabled.

IPv6 PXE Support


Select Enabled to enable IPv4 PXE boot support. If this feature is disabled, it will not create
the IPv6 PXE boot option. The options are Disabled and Enabled.

IPv6 HTTP Support


Select Enabled to enable IPv4 HTTP boot support. If this feature is disabled, it will not create
the IPv6 HTTP boot option. The options are Enabled and Disabled.

PXE Boot Wait Time


The user use this feature to set the wait time (in seconds) upon which the system BIOS will
wait for user to press the <ESC> key to abort PXE boot instead of proceeding with PXE boot
by connecting to a network server immediately. The default is 0.

Media detect count


The user use this feature to select the wait time (in seconds) for the BIOS ROM to detect the
presence of a LAN media either via the Internet connection or via a LAN port. The default is 1.

128
Chapter 4: BIOS

HTTP Boot Configuration

HTTP Boot Policy


Use this feature to select HTTP Boot Policy. The options are Apply to all LANs, Apply to
each LAN, and Boot Priority #1 instantly.

Instance of Priority 1
Use this feature to select the priority of the targeted LAN port. The default value is 1.

Select IPv4 or IPv6


Use this feature to select Internet Protocol version for the targeted LAN port. The options
are IPv6 and IPv4.

Boot Description
Use this feature to input description for the HTTP Boot. Maximum length of the description
is 20 characters.

Boot URI
Use this feature to create a new IPv4/IPv6 boot option based on the user input URI. Maximum
length of the description is 128 characters.

Instance of Priority 2
Use this feature to select the priority of the targeted LAN port. The default value is 0.

129
Super X12DAi-N6 User's Manual

TLS Authentication Configuration

This submenu allows the user to configure Transport Layer Security (TLS) settings.

Server CA Configuration
This feature allows the user to configure the client certificate that is to be used by the server.

Enroll Cert

This feature allows the user to enroll the certificate in the system.

Enroll Cert (Certification) Using File


This feature allows the user to enroll the security certificate in the system by using a file.

Cert (Certification) GUID (Global Unique Identifier)


This feature displays the GUID for this system.

Commit Changes and Exit


Select this feature to save the changes you have made and exit from the system.

130
Chapter 4: BIOS

Discard Changes and Exit


Select this feature to discard the changes you have made and exit from the system.

Delete Certification

If this feature is set to Enable, the certificate enrolled in the system will be deleted. The
options are Enable and Disable.

Client Certification Configuration


This feature allows the user to configure the client certificate to be used by the server.

Enroll Certification

This feature allows the user to enroll the certificate in the system.

Enroll Cert (Certification) Using File


This feature allows the user to enroll the security certificate in the system by using a file.

Cert (Certification) GUID (Global Unique Identifier)


This feature displays the GUID for this system.

Commit Changes and Exit


Select this feature to save the changes you have made and exit from the system.

Discard Changes and Exit


Select this feature to discard the changes you have made and exit from the system.

Delete Certification

If this feature is set to Enable, the certificate enrolled in the system will be deleted.
The options are Enable and Disable.

131
Super X12DAi-N6 User's Manual

Intel® I210 Gigabit Network Connection

Firmware Image Properties

The following information will be displayed:


• Option ROM Version

• Unique NVM/EEPROM ID

• NVM Version

NIC Configuration

Link Speed
This feature displays the connection speed of a LAN port specified by the user.

Wake On LAN
If this feature is set to Enabled, the LAN port specified by the user will be enabled when the system is powered on. The
options are Enabled and Disabled.

Blink LEDs
This feature displays the number of blinking LED indicators of the LAN port specified by
the user.
The following information will be displayed as well:
132
Chapter 4: BIOS

• UEFI Driver

• Adapter PBA

• Device Name

• Chip Type

• PCI Device ID

• PCI Address

• Link Status

• MAC Address

• Virtual MAC Address

133
Super X12DAi-N6 User's Manual

VLAN Configuration

Enter Configuration Menu

Create New VLAN


This feature allows the user to create a new VLAN.

VLAN ID
Use this feature to create a new LAN ID by using an existing VLAN or creating a new VLAN ID. Enter a valid value
between 0 ~ 4094.

Priority
Use this feature to enter the 802.1Q Priority. Enter a valid value between 0 ~ 7.

Add VLAN
This feature allows the user to add a new VLAN.

Configured VLAN List


This feature displays the following VLAN information

VLAN ID: 0, Priority:0


Select Enabled to use the VLAN ID: 0, Priority: 0 setting. The options are Disabled and Enabled.

Remove VLAN
Use this feature to remove the VLAN that has been configured.

134
Chapter 4: BIOS

IPv6 Network Configuration

Enter Configuration Menu

The following features will display:


• Interface Name

• Interface Type

• MAC Address

• Host Addresses

• Route Table

• Gateway Addresses

• DNS Addresses

Interface ID
This feature displays the Interface ID used in the network.

DAD (Duplicate Address Detection) Transmit Count


This feature displays the DAD Transmit Count. The default setting is 1.

135
Super X12DAi-N6 User's Manual

Policy
Use this feature to select how the policy is to be configured. The options are Automatic
and Manual.

Save Changes and Exit.


Select Yes to save the changes that you've made and exit from this submenu.

136
Chapter 4: BIOS

IPv4 Network Configuration

Configured
Select Enabled to show whether the network address has been successfully configured or
not. The options are Enabled and Disabled.
*If this feature is set to Enabled, the following items will display.

Enable DHCP
Select Enabled to support Dynamic Host Configuration Protocol (DHCP) which will allow the
BIOS to search for a DHCP server attached to the network and request the next available
IP address for this computer. The options are Disabled and Enabled.

Local Address: Use this feature to enter an IP address for the local machine.

Local Netmak: Use this feature to set the netmask for the local machine.

Local Gateway: Use this feature to set the gateway for the local machine.

Local DNS (Domain Name System) Servers Use this feature to set the DNS server for
the local machine.

Save Changes and Exit.


Select Yes to save the changes that you've made and exit from this submenu.

137
Super X12DAi-N6 User's Manual

Intel® I210 Gigabit Network Connection

Firmware Image Properties

The following information will be displayed:


• Option ROM Version

• Unique NVM/EEPROM ID

• NVM Version

NIC Configuration

Link Speed
This feature displays the connection speed of a LAN port specified by the user.

Wake On LAN
If this feature is set to Enabled, the LAN port specified by the user will be enabled when the system is powered on. The
options are Enabled and Disabled.

138
Chapter 4: BIOS

Blink LEDs
This feature displays the number of blinking LED indicators of the LAN port specified by
the user.
The following information will be displayed as well:
• UEFI Driver

• Adapter PBA

• Device Name

• Chip Type

• PCI Device ID

• PCI Address

• Link Status

• MAC Address

• Virtual MAC Address

139
Super X12DAi-N6 User's Manual

VLAN Configuration

Enter Configuration Menu

Create New VLAN


This feature allows the user to create a new VLAN.

VLAN ID
Use this feature to create a new LAN ID by using an existing VLAN or creating a new VLAN ID. Enter a valid value
between 0 ~ 4094.

Priority
Use this feature to enter the 802.1Q Priority. Enter a valid value between 0 ~ 7.

Add VLAN
This feature allows the user to add a new VLAN.

Configured VLAN List


This feature displays the following VLAN information

Remove VLAN
Use this feature to remove the VLAN that has been configured.

140
Chapter 4: BIOS

IPv6 Network Configuration

Enter Configuration Menu

The following features will display:


• Interface Name

• Interface Type

• MAC Address

• Host Addresses

• Route Table

• Gateway Addresses

• DNS Addresses

Interface ID
This feature displays the Interface ID used in the network.

DAD (Duplicate Address Detection) Transmit Count


This feature displays the DAD Transmit Count. The default setting is 1.

141
Super X12DAi-N6 User's Manual

Policy
Use this feature to select how the policy is to be configured. The options are Automatic
and Manual.

Save Changes and Exit.


Select Yes to save the changes that you've made and exit from this submenu.

142
Chapter 4: BIOS

IPv4 Network Configuration

Configured
Select Enabled to show whether the network address has been successfully configured or
not. The options are Enabled and Disabled.
*If this feature is set to Enabled, the following items will display.

Enable DHCP
Select Enabled to support Dynamic Host Configuration Protocol (DHCP) which will allow the
BIOS to search for a DHCP server attached to the network and request the next available
IP address for this computer. The options are Disabled and Enabled.

Local Address: Use this feature to enter an IP address for the local machine.

Local Netmak: Use this feature to set the netmask for the local machine.

Local Gateway: Use this feature to set the gateway for the local machine.

Local DNS (Domain Name System) Servers Use this feature to set the DNS server for
the local machine.

Save Changes and Exit.


Select Yes to save the changes that you've made and exit from this submenu.

143
Super X12DAi-N6 User's Manual

Driver Health
This feature displays the following driver health information:

144
Chapter 4: BIOS

4.4 Event Logs


Use this feature to configure Event Log settings.
Note: After you've made any changes on a setting below, please reboot the system
for the changes you've made to take effect.

Change SMBIOS Event Log Settings

Enabling/Disabling Options

SMBIOS Event Log


Select Enabled to enable SMBIOS (System Management BIOS) Event Logging during system
boot. The options are Enabled and Disabled.

Erasing Settings

Erase Event Log


Select "No" to keep the event log without erasing it upon next system bootup. Select "Yes,
Next Reset" to erase the event log upon next system reboot. The options are "No", "Yes,
Next Reset", and "Yes, Every Reset".

145
Super X12DAi-N6 User's Manual

When Log is Full


Select Erase Immediately to immediately erase all errors in the SMBIOS event log when the
event log is full. Select Do Nothing for the system to do nothing when the SMBIOS event log
is full. The options are Do Nothing and Erase Immediately.

SMBIOS Event Log Standard Settings

Log System Boot Event


Select Enabled to log system boot events. The options are Enabled and Disabled.

MECI (Multiple Event Count Increment)


Enter the increment value for the multiple event counter. Enter a number between 1 to 255.
The default setting is 1.

METW (Multiple Event Count Time Window)


This feature is used to determine how long (in minutes) should the multiple event counter wait
before generating a new event log. Enter a number between 0 to 99. The default setting is 60.

View SMBIOS Event Log


Select this submenu and press enter to see the contents of the SMBIOS event log. The

following categories will be displayed: Date/Time/Error Codes/Severity.

146
Chapter 4: BIOS

4.5 BMC
Use this feature to configure Baseboard Management Controller (BMC) settings.

BMC Firmware Revision


This item indicates the BMC firmware revision used in your system.

Status Of BMC (Baseboard Management Controller)


This item indicates the status of the BMC firmware installed in your system.

System Event Log

Enabling/Disabling Options

SEL Components
Select Enabled for all system event logging at bootup. The options are Enabled and Disabled.

Erasing Settings

Erase SEL
Select Yes, On next reset to erase all system event logs upon next system reboot. Select
Yes, On every reset to erase all system event logs upon each system reboot. Select No to
keep all system event logs after each system reboot. The options are No, Yes, On next reset,
and Yes, On every reset.

147
Super X12DAi-N6 User's Manual

When SEL is Full


This feature allows the user to decide what the BIOS should do when the system event log
is full. Select Erase Immediately to erase all events in the log when the system event log is
full. The options are Do Nothing and Erase Immediately.
Note: After making changes on a setting, be sure to reboot the system for the changes
to take effect.

BMC Network Configuration

Update BMC LAN Configuration


Select Yes for the BIOS to implement all IP/MAC address changes upon next system boot.
The options are No and Yes.

Configure IPV4 Support


This section displays configuration features for IPV4 support.

BMC LAN Selection


This item displays the BMC LAN setting. The default setting is Failover.

BMC Network Link Status


This item displays the BMC Network Link status. The default setting is Dedicated LAN.

Configuration Address Source


This feature allows the user to select the source of the IP address for this computer. If Static
is selected, you will need to know the IP address of this computer and enter it to the system
manually in the field. If DHCP is selected, the BIOS will search for a DHCP (Dynamic Host
Configuration Protocol) server in the network that is attached to and request the next available
IP address for this computer. The options are DHCP and Static.
*If the item above is set to Static, the following items will become available for
configuration:

Station IP Address
This item displays the Station IP address for this computer. This should be in decimal and in
dotted quad form (i.e., 192.168.10.253).
Subnet Mask
This item displays the sub-network that this computer belongs to. The value of each three-
digit number separated by dots should not exceed 255.

Station MAC Address


This item displays the Station MAC address for this computer. Mac addresses are 6 two-digit
hexadecimal numbers.

148
Chapter 4: BIOS

Gateway IP Address

This item displays the Gateway IP address for this computer. This should be in decimal
and in dotted quad form (i.e., 172.31.0.1).

VLAN

This item displays the virtual LAN settings. The options are Disable and Enable.

Configure IPV6 Support


This section displays configuration features for IPV6 support.

IVP6 address status

IPV6 Support
Use this feature to enable IPV6 support. The options are Enabled and Disabled.

Configuration Address Source


This feature allows the user to select the source of the IP address for this computer. If Static
is selected, you will need to know the IP address of this computer and enter it to the system
manually in the field. If DHCP is selected, the BIOS will search for a DHCP (Dynamic Host
Configuration Protocol) server in the network that is attached to and request the next available
IP address for this computer. The options are Static, and DHCP.
*If the item above is set to Static, the following items will become available for
configuration:
• Station IPV6 Address

• Prefix Length

• IPV6 Router1 IP Address

149
Super X12DAi-N6 User's Manual

4.6 Security

This menu allows the user to configure the following security settings for the system.

Administrator Password
This feature indicates if an administrator password has been installed. It also allows the user
to set the administrator password which is required to enter the BIOS setup utility. The length
of the password should be from 3 characters to 20 characters long.

User Password (Available when an Administrator Password is entered)


This feature indicates if a user's password has been installed. It also allows the user to set
the user's password which is required to enter the BIOS setup utility. This feature provides the
description of the user's password. The length of the password should be from 3 characters
to 20 characters long.

Password Check
Select Setup for the system to check for a password at Setup. Select Always for the system
to check for a password upon system boot and upon entering the BIOS Setup utility. The
options are Setup and Always.
This feature sets the system boot order of detected devices.
• Boot Option #1

150
Chapter 4: BIOS

SMCI Security Erase Configuration


This section allows the user to configure the SMCI-proprietary Security Erase settings. When
this section is selected, the following features will display:
• HDD Name: This feature displays the name of the HDD/SATA drive that is connected
to the SMCI Security Erase Configuration submenu.

• HDD Serial Number: This feature displays the serial number of the HDD/SATA device
that is connected to the SMCI Security Erase Configuration submenu.

• Estimated Time: This feature displays the estimate time needed to perform the selected
Security Erase features.

• HDD User Pwd (Password) Status: This feature indicates if a password has been set
as a SATA user password which will allow the user to configure SMCI Security Erase
settings on the HDD (SATA) device by using this SATA user password.

Security Function
Select Password to set an HDD/SATA password which will allow the user to configure the
security settings of the HDD/SATA device. Select Security Erase - Password to enter a SATA
user password to allow the user to erase the password and the contents previously stored
in the HDD/SATA device. Select Security Erase - Without Password to use the manufacturer
default password "111111111" as the SATA user password and allow the user to erase the
contents of the HDD/SATA device by using this default password. The options are Disabled,
Set Password, Security Erase-Password, and Security Erase-Without Password.

Password
Use this feature to set the SATA user password which will allow the user to configure the
SMCI Security Erase settings by using the SATA user password.

Lockdown Mode
Select Enabled to support Lockdown Mode which will prevent existing data or keys stored
in the system from being altered or changed in an effort to preserve system integrity and
security. The options are Enabled and Disabled.

151
Super X12DAi-N6 User's Manual

Secure Boot
Note: For detailed instructions on how to configure Secure Boot settings, please refer
to the Secure Boot Configuration User's Guide posted on the web page under the link:
http://www.supermicro.com/support/manuals/.

When you select this submenu and press the <Enter> key, the following items will display:
• Secure Mode

Secure Boot
Select Enabled to use Secure Boot settings. The options are Enabled and Disabled.

Secure Boot Mode


Use this feature to select the desired secure boot mode for the system. The options are
Standard and Custom.

CMS Support
If this feature is set to Enabled, legacy devices will be supported by the system. The options
are Enabled and Disabled.

152
Chapter 4: BIOS

Restore Factory Keys

Select Yes to restore manufacture default keys used to ensure system security. The
options are Yes and No.

Reset to Setup Mode

This feature resets the system to Setup Mode. The options are Yes and No.

Enter Audit Mode

This feature to set the system to boot into the Audit Mode.

Key Management (Available when "Secure Boot Mode" is set to


Custom)

Vendor Keys

Factory Key Provision

Select Enabled to install factory default Secure Boot keys after the platform reset while the
system is in the Setup mode. The options are Disabled and Enabled.

153
Super X12DAi-N6 User's Manual

Restore Factory Keys

Select Yes to restore manufacturer default keys used to ensure system security. The options
are Yes and No.

Reset to Setup Mode

This feature resets the system to Setup Mode.

Export Secure Boot Variables

This feature exports the NVRAM contents of Secure Boot variables to a storage device.

Enroll EFI Image

This feature specifies which EFI (Extensible Firmware Interface) image should be used for
the system when it operates in the Secure Boot mode.

Device Guard Ready

Remove 'UEFI CA' from DB

Select Yes to remove UEFI CA from the database. The options are Yes and No.

Restore DB defaults

Select Yes to restore database variables to the manufacturer default settings. The options
are Yes and No.

Secure Boot Variable/Size/Keys/Key Source

Platform Key (PK)

Use this feature to enter and configure a set of values to be used as platform firmware
keys for the system. These values also indicate the sizes, keys numbers, and the sources
of the authorized signatures. Select Update to update the platform key. The options are
Details, Export, Update, and Delete.

Key Exchange Keys

Use this feature to enter and configure a set of values to be used as Key-Exchange-Keys
for the system. These values also indicate the sizes, keys numbers, and the sources of
the authorized signatures. Select Update to update your "Key Exchange Keys". Select
Append to append your "Key Exchange Keys". The options are Details, Export, Update,
Append, and Delete.

154
Chapter 4: BIOS

Authorized Signatures

Use this feature to enter and configure a set of values to be used as Authorized Signatures
for the system. These values also indicate the sizes, keys numbers, and the sources of
the authorized signatures. Select Update to update your "Authorized Signatures". Select
Append to append your "Authorized Signatures". The options are Details, Export, Update,
Append, and Delete.

Forbidden Signatures

Use this feature to enter and configure a set of values to be used as Forbidden Signatures
for the system. These values also indicate sizes, keys numbers, and key sources of the
forbidden signatures. Select Update to update your "Forbidden Signatures". Select Append
to append your "Forbidden Signatures". The options are Details, Export, Update, Append,
and Delete.

Authorized TimeStamps

This feature allows the user to set and save the timestamps for the authorized signatures
which will indicate the time when these signatures are entered into the system. These values
also indicate sizes, keys, and key sources of the authorized timestapms. Select Update
to update your "Authorized TimeStamps". Select Append to append your "Authorized
TimeStamps". The settings are Update and Append.

OsRecovery (OS Recovery) Signatures

This feature allows the user to set and save the authorized signatures used for OS recovery.
Select Update to update your "OS Recovery Signatures". These values also indicate sizes,
keys, and key sources of the OsRecovery signatures. Select Append to append your "OS
Recovery Signatures". The settings are Update and Append.

155
Super X12DAi-N6 User's Manual

4.7 Boot
Use this feature to configure Boot Settings:

Boot Mode Select


Use this feature to select the type of devices from which the system will boot. The options
are LEGACY, UEFI (Unified Extensible Firmware Interface), and DUAL.

Fixed Boot Order Priorities


This feature prioritizes the order of a bootable device from which the system will boot. Press
<Enter> on each item sequentially to select devices.
When the feature "Boot Mode Select" is set to Dual (default), the following items will be
displayed for the user to configure the boot settings:
• Boot Option #1 ~ Boot Option #17

When the feature "Boot Mode Select" is set to Legacy, the following items will be displayed
for configuration:
• Boot Option #1 ~ Boot Option #8

When the feature "Boot Mode Select" is set to UEFI, the following items will be displayed
for configuration:
• Boot Option #1 ~ Boot Option #9

156
Chapter 4: BIOS

Delete Boot Option

This feature allows the user to select a boot device to delete from the boot priority list.

Delete Boot Option


This feature allows the user to remove an EFI boot option from the boot priority list.

Delete Driver Option

This feature allows the user to select a boot driver to delete from the boot priority list.

Delete Drive Option


Select the target boot driver to delete from the boot priority list.

UEFI NETWORK Drive BBS Priorities


Boot Option #1

UEFI Application Boot Priorities


Boot Option #1

157
Super X12DAi-N6 User's Manual

4.8 Save & Exit


Select the Save & Exit menu from the BIOS setup screen to configure the settings below.

Save Options

Discard Changes and Exit


Select this option to exit from the BIOS setup utility without making any permanent changes
to the system configuration and reboot the computer.

Save Changes and Reset


When you have completed the system configuration changes, select this option to leave the
BIOS setup utility and reboot the computer for the new system configuration parameters to
become effective.

Save Changes
When you have completed the system configuration changes, select this option to save all
changes you've made. This will not reset (reboot) the system.

Discard Changes
Select this option and press <Enter> to discard all the changes you've made and return to
the AMI BIOS setup utility.

158
Chapter 4: BIOS

Default Options

Restore Optimized Defaults


To set this feature, select Restore Default Values from the Exit menu and press <Enter> to
load manufacturer default settings which are intended for maximum system performance but
not for maximum stability.

Save As User Defaults


To set this feature, select this feature and press <Enter> to save all changes on the default
values entered by the user to the BIOS setup utility for future use.

Restore the User Defaults


To set this feature, select Restore the User Default Values from the Exit menu and press
<Enter>. Use this feature to retrieve user-defined default settings that have been saved
previously.

Boot Override
This feature allows the user to override the Boot priorities sequence in the Boot menu, and
immediately boot the system with a device specified by the user instead of the one specified
in the boot list. This is a one-time override.

159
Super X12DAi-N6 User's Manual

Appendix A

BIOS POST Codes

A.1 BIOS POST Codes


The AMI BIOS supplies additional checkpoint codes, which are documented online at http://
www.supermicro.com/support/manuals/ ("AMI BIOS POST Codes User's Guide").
For information on AMI updates, please refer to http://www.ami.com/products/.

160
Appendix B: Software

Appendix B

Software
After the hardware has been installed, you can install the Operating System (OS), configure
RAID settings and install the drivers.

B.1 Microsoft Windows OS Installation


If you will be using RAID, you must configure RAID settings before installing the Windows
OS and the RAID driver. Refer to the RAID Configuration User Guides posted on our website
at www.supermicro.com/support/manuals.

Installing the OS
1. Create a method to access the MS Windows installation ISO file. That can be a USB
flash or media drive.

2. Retrieve the proper RST/RSTe driver. Go to the Supermicro web page for your
motherboard and click on "Download the Latest Drivers and Utilities", select the proper
driver, and copy it to a USB flash drive.

3. Boot from a bootable device with Windows OS installation. You can see a bootable
device list by pressing F11 during the system startup.

Select Boot Device

161
Super X12DAi-N6 User's Manual

4. During Windows Setup, continue to the dialog where you select the drives on which to
install Windows. If the disk you want to use is not listed, click on “Load driver” link at the
bottom left corner.

Load Driver Link

To load the driver, browse the USB flash drive for the proper driver files.
• For RAID, choose the SATA/sSATA RAID driver indicated then choose the storage drive
on which you want to install it.

• For non-RAID, choose the SATA/sSATA AHCI driver indicated then choose the storage
drive on which you want to install it.

5. Once all devices are specified, continue with the installation.

6. After the Windows OS installation has completed, the system will automatically reboot
multiple times.

162
Appendix B: Software

B.2 Driver Installation


The Supermicro website contains drivers and utilities for your system at https://www.
supermicro.com/wdl/driver. Some of these must be installed, such as the chipset driver.
After accessing the website, go into the CDR_Images (in the parent directory of the above
link) and locate the ISO file for your motherboard. Download this file to a USB flash or media
drive. (You may also use a utility to extract the ISO file if preferred.)
Another option is to go to the Supermicro website at http://www.supermicro.com/products/.
Find the product page for your motherboard, and "Download the Latest Drivers and Utilities".
Insert the flash drive or disk and the screenshot shown below should appear.

Driver & Tool Installation Screen

Note: Click the icons showing a hand writing on paper to view the readme files for
each item. Click the computer icons to the right of these items to install each item
(from top to the bottom) one at a time. After installing each item, you must reboot
the system before moving on to the next item on the list. The bottom icon with a
CD on it allows you to view the entire contents.

163
Super X12DAi-N6 User's Manual

B.3 SuperDoctor® 5
The Supermicro SuperDoctor 5 is a program that functions in a command-line or web-based
interface for Windows and Linux operating systems. The program monitors such system health
information as CPU temperature, system voltages, system power consumption, fan speed,
and provides alerts via email or Simple Network Management Protocol (SNMP).
SuperDoctor 5 comes in local and remote management versions and can be used with Nagios
to maximize your system monitoring needs. With SuperDoctor 5 Management Server (SSM
Server), you can remotely control power on/off and reset chassis intrusion for multiple systems
with SuperDoctor 5 or BMC. SuperDoctor 5 Management Server monitors HTTP, FTP, and
SMTP services to optimize the efficiency of your operation.

SuperDoctor 5 Interface Display Screen (Health Information)

164
Appendix B: Software

B.4 BMC
The X12DAi-N6 supports the Baseboard Management Controller (BMC). BMC is used to
provide remote access, monitoring, and management. There are several BIOS settings that
are related to BMC.
For general documentation and information on BMC, please visit our website at:
http://www.supermicro.com/products/nfo/BMC.cfm.

B.5 Logging into the BMC (Baseboard Management


Controller)
Supermicro ships standard products with a unique password for the BMC ADMIN user. This
password can be found on a label on the motherboard.
When logging in to the BMC for the first time, please use the unique password provided by
Supermicro to log in. You can change the unique password to a username and password of
your choice for subsequent logins.
For more information regarding BMC passwords, please visit our website at http://www.
supermicro.com/bmcpassword

165
Super X12DAi-N6 User's Manual

Appendix C

Standardized Warning Statements


The following statements are industry standard warnings, provided to warn the user of
situations where a potential bodily injury may occur. Should you have any questions or
experience any difficulty, contact Supermicro's Technical Support department for assistance.
Only certified technicians should attempt to install or configure components.
Read this section in its entirety before installing or configuring components.
These warnings may also be found on our website at http://www.supermicro.com/about/
policies/safety_information.cfm.

Battery Handling

Warning! There is the danger of explosion if the battery is replaced incorrectly. Replace
the battery only with the same or equivalent type recommended by the manufacturer.
Dispose of used batteries according to the manufacturer's instructions

電池の取り扱い
電池交換が正しく行われなかった場合、破裂の危険性があります。 交換する電池はメーカーが推
奨する型、
または同等のものを使用下さい。使用済電池は製造元の指示に従って処分して下さい。

警告
电池更换不当会有爆炸危险。请只使用同类电池或制造商推荐的功能相当的电池更换原有电
池。请按制造商的说明处理废旧电池。
警告
電池更換不當會有爆炸危險。請使用製造商建議之相同或功能相當的電池更換原有電池。請按
照製造商的說明指示處理廢棄舊電池。

Warnung
Bei Einsetzen einer falschen Batterie besteht Explosionsgefahr. Ersetzen Sie die Batterie nur
durch den gleichen oder vom Hersteller empfohlenen Batterietyp. Entsorgen Sie die benutzten
Batterien nach den Anweisungen des Herstellers.

166
Appendix C: Standardized Warning Statements

Attention
Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer que par une
pile de type semblable ou équivalent, recommandée par le fabricant. Jeter les piles usagées
conformément aux instructions du fabricant.

¡Advertencia!
Existe peligro de explosión si la batería se reemplaza de manera incorrecta. Reemplazar la
batería exclusivamente con el mismo tipo o el equivalente recomendado por el fabricante.
Desechar las baterías gastadas según las instrucciones del fabricante.

!‫אזהרה‬
‫ יש להחליף‬.‫קיימת סכנת פיצוץ של הסוללה במידה והוחלפה בדרך לא תקינה‬
.‫את הסוללה בסוג התואם מחברת יצרן מומלצת‬
.‫סילוק הסוללות המשומשות יש לבצע לפי הוראות היצרן‬

‫هناك خطر من انفجار يف حالة اسحبذال البطارية بطريقة غري صحيحة فعليل‬
‫اسحبذال البطارية‬
‫فقط بنفس النىع أو ما يعادلها مام أوصث به الرشمة املصنعة‬
‫جخلص من البطاريات املسحعملة وفقا لحعليامت الرشمة الصانعة‬

경고!
배터리가 올바르게 교체되지 않으면 폭발의 위험이 있습니다. 기존 배터리와 동일하거나
제조사에서 권장하는 동등한 종류의 배터리로만 교체해야 합니다. 제조사의 안내에 따라
사용된 배터리를 처리하여 주십시오.

Waarschuwing
Er is ontploffingsgevaar indien de batterij verkeerd vervangen wordt. Vervang de batterij
slechts met hetzelfde of een equivalent type die door de fabrikant aanbevolen wordt. Gebruikte
batterijen dienen overeenkomstig fabrieksvoorschriften afgevoerd te worden.

167
Super X12DAi-N6 User's Manual

Product Disposal

Warning! Ultimate disposal of this product should be handled according to all national
laws and regulations.

製品の廃棄
この製品を廃棄処分する場合、国の関係する全ての法律・条例に従い処理する必要があります。

警告
本产品的废弃处理应根据所有国家的法律和规章进行。
警告
本產品的廢棄處理應根據所有國家的法律和規章進行。

Warnung
Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen des Landes
erfolgen.

¡Advertencia!
Al deshacerse por completo de este producto debe seguir todas las leyes y reglamentos
nacionales.

Attention
La mise au rebut ou le recyclage de ce produit sont généralement soumis à des lois et/ou
directives de respect de l'environnement. Renseignez-vous auprès de l'organisme compétent.

‫סילוק המוצר‬
!‫אזהרה‬
.‫סילוק סופי של מוצר זה חייב להיות בהתאם להנחיות וחוקי המדינה‬

‫عند التخلص النهايئ من هذا املنتج ينبغي التعامل معه وفقا لجميع القىانني واللىائح الىطنية‬

경고!
이 제품은 해당 국가의 관련 법규 및 규정에 따라 폐기되어야 합니다.

Waarschuwing
De uiteindelijke verwijdering van dit product dient te geschieden in overeenstemming met alle
nationale wetten en reglementen.

168

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy