0% found this document useful (0 votes)
10 viewsMicro
Microprocessor previous
Uploaded by
fyasmin1210Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
0% found this document useful (0 votes)
10 viewsMicro
Microprocessor previous
Uploaded by
fyasmin1210Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
/ 5
University Chittagong
jie “
nal Islay Science and Engineesing
ation
Inte!
puter ;
nace of Com nal Examination, Spring-2024° >
B.Sc ines
Course Code: CSE-3523
ficroprocessors, Microcontrollers & Embedded Systems
Total Marl
Course Title: Mi
Tim
and margin indicate full marks.
jrwveral Five ofthe following questi
. 4 Mc PD
1a) Deserte how you would configure 7AALS244 to apply the interrupt yeetor type number 4 3 2 A
[BIH to the daia bus in response to an interrupt request (INTR). Include the necessary |
connections and describe it ; |
interrupt 4 3 2 A
'b) What are the practical advantages and challenges of expanding the number
impact the
‘tequest lines from one to seven in a Microcontrollers system? How does thi
‘overall systems interrupt handling eficieney?
©) Deseribe the role of the Non-Maskable Interrupt (NMA) in a microprocessor system. Why 2 3 2 U
‘sit eritica for handling urgent tasks?
OR
_ AE Rea te passage and answer questions (0-8): |
‘Suppose you have 4 input devices named Disk, Printer, Reader, and Keyboard, All devices
are sending interrupts to the Microprocessor 8086.
NEB: Device names are listed in descending order of priority. +
4) What is an interrupt? Describe te types ofinterups a32a |
) How does Microprocessor 8086 handle the above situation in the daisy chain process? 7.3 2A
Explain the handling process wit the proper figute,
7) Explein how the 8259A PIC can be expanded to handle up to 64 interrupt requests without 43 2 A |
adeitionel hardware. What isthe role of the master 82S9A and the eight slave 82594
contollers in this configuration?
b) Describe the role and operation of an interrupt vest table in a Microcontrollers system. 4 3 2 U
How does it manage multiple interrupts efficiently?
) Explain the role of cache memory in microprocessors, How do L1,L2,and13 cachelevels 2 1 1 R
differ in terms of performance and usage?
_ Group -B
3a) Write the differences between 1O-mapped /O and Memory-mapped 1/0. 332A
Page lof 2 b) Draw the block diagram of 82554.
5 fons in Microcontroller 8
=) How can you perform Multiplication and Division operations in ‘Microcontrol
Explain the process. .
OR
05124
34) What role dods a Programmable Logis Deve (PLD) play in devoding VO siren
‘embedded systems? How does incorporating cight additional address lines (Al a)
influence the address decoding process, and how does the PLD produce address strobes for
VO ports?
4) Describe the basio input ard output operations within a microprocessor system. Provide a
diagram to explein the data movement between the microprocessor and VO devices.
©) Deserie the basic Direct Memory Access (DMA) cyele in microprocessor systems. How 2
does DMA facilitate data transfer between memory and peripheral devices. without
involving the CPU? Explain the key steps involved in atypical DMA transfer cycle and
discuss the advantages of using DMA in data-intensive applications. .
8) Examiné the pinout diagram ofthe Inte 8051 microcontroller. Deseribe the roles of Port 0,4
Port |, Port 2, and Port3, and explin how each portenables the microcontroller to interface
With extemal memory, inpuVoutput devices, ad othe peripherals.
©) Explain how zones 1, 2, 3, and 4 are activated in an 8051 microcontroller program that 4
displays different zone numbers on a seversegment display. Include the logic used to
determine the active zone and how this information is output to the display.
¢) Explain the key components typically integrate into e System on Chip (SoC). How do 2
these components work together to provide a complete solution for embedded systems, and
‘what challenges do designers face when developing SC arcitetures?
5 2) How does the handshaking or polling method syncrcize the communication between a 3
microprocessor and slower /O devices, uci as paral! prnter? Provide an example and
‘explain the mechanisms used to slow down the microprocessor to match the speed of the
printer.
b) Develop a finite state machine(FSM) for an elevator system that operates in a mut-story 4
building. The FSM should manage the elevator’s movements, door operations, and respond
‘to user inputs such as floor selection end door open/close commands. Explain the states and
transitions involved, including how the system prioritizes requests ftom diferent floors,
c) What is hardvaresoftvare codesign, and how does it enhance the development of 3
embedded systems? Discuss the key benefits and challenges associated with integrating
hardware and software design processes inthe development lifecycle.
sal
lig
324
32N
1IR
214
21N
20R
324A
21R
21u International Islamic University Chittagong
Department of Computer Science & Engineering (CSE)
Final Examination, Spring-2023
Course Code: CSE 3523
Course Title: Microprocessors, Microcontrollers and Embedded Systems
Total Marks: $0 ‘Time: 2 Hour 30 minutes
[Answer three ofthe following questions, Figures in the right-hand margin indicate full marks.)
nO.
4,{2) Explain with gure haw interups ints ae expanded with using. 7#ALS2threestate 4 CLOt
buffer, Or,
Explain how microprocessor can program with 82594 and also explain function of the pin.
4L{8) Explain interrupt vector ands table with figure. What isinterugt sence procedure? Or, 4 CLO
Draw the circuit diagram for generating interrupts vector type number 1Ah in response to INTA.
2 cio:
1L{e)_ Showa timeline that indicates interrupt usage in typical sytem.
2a) Why and how dls chan interrupts better than using 74ALS244 explain with proper diagram, 4 CLOE
2b) Define the following terms:
a) Bit cing b) Multitasking clThreads_)Core 2 Processors
2c) Write short note on INT ard INTA. Or, ~ _
Describe the function of Slave program/enablebuter in.
GROUP-B
3,{a) Write the differences between IO-mapped /O and Memory-mapped I/O 3 clo
7 30) Orawthebiockiagramot8255A Or, 3 clo!
Draw the block diagram of the intel $0286 Microgrocestor
4 Ci
3,(¢) How can you perform Multiplication and Divison operation in MicrocontrlerG0522 Explain
‘the process. Or,
Differentiate between microprocessor and microcontroller with proper example
4 Recently, Amit and Arafat have learned about Microcontroller 8051, However, they know that thera
isa pn that separates address and data nes and another pin that discards internal ROM but the yis,
‘not able to recognize them. Help them by answering the following questions Ala).
4{a) What are those two pins that are mentioned in the above passage? Briefly explain them.
4{b) Give them a visual representation of Microcontroller 8051 by drawing a block diagram, 3 CLO;
S{a) What are the characteristic of an embeded system? What doyoumean by hardware and 4 CLO
software codesen?
7 Ci
5(b) Briefly explain the modeling of embedded system behavior with a finite state machine model, 3 CLO!
5(@} Whats a system on the chip? plein witha diagram. Or 3 clo:
Describe the components of Embedded system. 24a)
2a)
(b)
©
Fo)
(b)
(©)
4.(3)
®)
5-0)
b)
“international Yslamic Udiversity Chittagong
“penartment of Computer Science & Engineering
: 8.Se, in C8E, Semester Final Exam, Spring 2022
(Conirea Code: CSE 3524 Course Title: Microprocessors, Microcontrollers & Embedded Systems
Total Marks: 50. Time: 2.5 Hours
‘TAnswer ai! the five questions. Figures in the right-hand margin indicate full marks.]
Course Outcomes and Bloom's Levels are mentioned In additional Columns
PART A clo Mark
Jn the early years of computing, the precessor has to waste a number of clock cycles just
for checking the signal in the system, by this processor wil become busy unnecessary. If
‘any signal came for the process, the processor will take some time to process the signal due
to the checking which i known as the poling method, So system performance also wil be
degraded and the response time of the system will algo decrease.
Suggest a better process to handle the signal. Explain a general process of It 3006S
Can your suggested process in 1(a) be handled in parale? Explain it, 38
OR
How interrupt vector type number 80H is applied to the data busin response to an INTR
using Une state buffer,
te short nate on: 1 4
iL Land L Cache, d2OUND,
Draw the lok diagram of 82554, 1 4
OR
Draw and describe the pia out dtgram of 82598 programmable interuptcontrller.
‘What are the diference between Raréware interrupt and software interrupt 2 4
PARTE
Suppose you are building an hardware project named digital alarm clock. Will ou use 403
Microprocessor or Microcontralier? Expiain the reasons behind It using diagrams,
Eaplain te base OMA ogeraton with ing ciagram 44
‘write the differences betiieen !O-mapped 1/0 and Memory-mapped 1/0, 403
Recently, Amit and Arafat leamed about Microcontroler 8051, However, they are unsure of 26
how to access RM oF ROM due to the fact that the device contains both internal and
eternal RAM ard ROM, Help them by answering the folowing questions
|, To interface a 26-bit Memary what part(s) they can use? Describe the port(s).
i, Mew can they access external RAM vith 8 and 16 bits of addressing?
oR
Design a buroar alarm system using 8051 microcontrollers, When a burglar wil come to
your house then alarm sounds are generated, Draw the crcuit diagram of burglar alarm
system where port 1s used as input and por 3 used as output port. Also draw the
flowchart when zone 2s activated.
Deserie the erehtectur of 805% microcontroller vith igure 14
Seplin why hardvare-software co-design i better than traditional design, Describe itwth 14
proper cigram.
oR
‘How can you optimize an embedded system?
Draw a generat block diagram for an embadded system, £ 3
Explain interrupt lateiey ard howy can we dacrease it 1; ~ Department of Comput
B.Sc.
‘Pinal Exam, Autumn 2023
Code: CSH3525 Course Tito: Merapracessorsy Microcer
2 hours 30
ollers & Rmbedded
Full Mi
Taner il the questions, Figures in Me righted margin indicate fl ares]
Group A =
She Tyce of interrupts with examples. Cos] Un
Dak Pr, Rede, ad Koi TNE |co3 | hn
; ot tint he deviee names are
Pa 30 arts to Microprocessor S086, Nok iene
: ee Microprocessor £086 ale te above
dn cea Oe ihe handling, process with the proper Figure.
tion in the daisy chain process? Explain
a
rR st
CCAS Tos he BISWA Progaminable Inept Comeller (PIC) ply Mt amin [cos | an
aruptpriories and vectoring in microprocessor,