0% found this document useful (0 votes)
7 views

Digital Logic Design DLD Lab Report 1

The document outlines a lab report on identifying the responses of different logic gates using hardware and software platforms in a Digital Logic Design course. It details the objectives, various logic gates (NAND, AND, NOT, NOR, OR, XOR), their input-output tables, and post-lab results. The report is submitted by two students and includes their roll numbers and section information.

Uploaded by

salwamir51621
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
7 views

Digital Logic Design DLD Lab Report 1

The document outlines a lab report on identifying the responses of different logic gates using hardware and software platforms in a Digital Logic Design course. It details the objectives, various logic gates (NAND, AND, NOT, NOR, OR, XOR), their input-output tables, and post-lab results. The report is submitted by two students and includes their roll numbers and section information.

Uploaded by

salwamir51621
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 13

Submitted By: Syed Asfar Ahmad Bukhari

Muhammad Faisal

Roll No. SP21-BSE-088


SP21-BSE-020

Section: C

Department: Software Engineering

Course: DLD (Digital Logic Design)

Submitted To: Muhammed Mohsin


LAB # 1:
“To Identify the Responses of Different Logic Gates using Hardware
and Software Platforms”
Objectives:
• To identify the Basic Boolean Functions of Logic Gates
• To identify various ICs used in Proteus Software and to perform Basic Functionality of Logic
Gates

Lab Task 1:
(NAND Gate)

A
(A.B)’
B

Inputs
Outputs
A B
0 0 1
0 1 1
1 0 1
1 1 0

Page 2 of 13
Lab Task 2:
(AND Gate)

A
A.B
B

Inputs
Outputs
A B
0 0 0
0 1 0
1 0 0
1 1 1

Lab Task 3:
(NOT Gate)

A A’

Page 3 of 13
Input
Output
A
0 1
1 0

Lab Task 4:
(NOR Gate)

A
(A+B)’
B

Inputs
Outputs
A B
0 0 1
0 1 0
1 0 0
1 1 0

Page 4 of 13
Lab Task 5:
(OR Gate)

A
A+B
B

Inputs
Outputs
A B
0 0 0
0 1 1
1 0 1
1 1 1

Page 5 of 13
Lab Task 6:
(XOR Gate)

A
A B
B

Inputs
Outputs
A B
0 0 0
0 1 1
1 0 1
1 1 0

Page 6 of 13
Post Lab:
A

C
F1

F2

Page 7 of 13
A B C D F1 F2
0 0 0 0 0 0
0 0 0 1 1 1
0 0 1 0 1 0
0 0 1 1 1 1
0 1 0 0 1 1
0 1 0 1 0 1
0 1 1 0 1 1
0 1 1 1 0 1
1 0 0 0 1 0
1 0 0 1 1 1
1 0 1 0 1 0
1 0 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 0 1 0
1 1 1 1 1 1

Page 8 of 13
Page 9 of 13
Page 10 of 13
Page 11 of 13
Page 12 of 13
Page 13 of 13

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy