Scribd
Upload
13 views

TIU-UEC-T210 Microproc Module1 Lecture 3

The 8085 microprocessor uses address demultiplexing to allow the lower order address and data lines to be shared over a single bus. A latch is used to separate and hold the address values, which are only present for one clock cycle, from the data values. The latch is controlled by the Address Latch Enable (ALE) signal, holding the address when ALE is low and allowing data to pass when ALE is high. This address demultiplexing scheme allows the 8085 to reduce the number of pins needed while still supporting a 16-bit address bus and 8-bit data bus.

Uploaded by

SUBHASHIS ROY
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
13 views

TIU-UEC-T210 Microproc Module1 Lecture 3

The 8085 microprocessor uses address demultiplexing to allow the lower order address and data lines to be shared over a single bus. A latch is used to separate and hold the address values, which are only present for one clock cycle, from the data values. The latch is controlled by the Address Latch Enable (ALE) signal, holding the address when ALE is low and allowing data to pass when ALE is high. This address demultiplexing scheme allows the 8085 to reduce the number of pins needed while still supporting a 16-bit address bus and 8-bit data bus.

Uploaded by

SUBHASHIS ROY
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 18

Addressing modes and

Address demultiplexing
in
8085 processor
Subject : Microprocessor and microcontroller
Subject code : TIU-UEC-T210
Subject Teacher: Dr. Subhashis Roy, ECE Department.
Addressing Modes of 8085

To perform any operation, we have to give the


corresponding instructions to the microprocessor.
In each instruction, programmer has to specify 3
things:
 Operation to be performed.
 Address of source of data.
 Address of destination of result.
Addressing Modes of 8085

The method by which the address of source of


data or the address of destination of result is
given in the instruction is called Addressing
Modes.
The term addressing mode refers to the way in
which the operand of the instruction is
specified.
Types of Addressing Modes

Intel 8085 uses the following addressing modes:


1. Direct Addressing Mode
2. Register Addressing Mode
3. Register Indirect Addressing Mode
4. Immediate Addressing Mode
5. Implicit Addressing Mode
Direct Addressing Mode

In this mode, the address of the operand is given


in the instruction itself.
LDA 2500 H Load the contents of memory location
2500 H in accumulator.

LDA is the operation.


2500 H is the address of source.
Accumulator is the destination.
Register Addressing Mode

In this mode, the operand is in general purpose


register.
MOV A, B Move the contents of register B to A.

MOV is the operation.


B is the source of data.
A is the destination.
Register Indirect Addressing Mode
In this mode, the address of operand is specified
by a register pair.
MOV A, M Move data from memory location specified
by H-L pair to accumulator.

MOV is the operation.


M is the memory location specified by H-L register
pair.
A is the destination.
Immediate Addressing Mode

In this mode, the operand is specified within the


instruction itself.
MVI A, 05 H Move 05 H in accumulator.

MVI is the operation.


05 H is the immediate data (source).
A is the destination.
Implicit Addressing Mode

If address of source of data as well as address


of destination of result is fixed, then there is no
need to give any operand along with the
instruction.
CMA Complement accumulator.

CMA is the operation.


A is the source.
A is the destination.
Address
Demultiplexing in
8085
processor:
Why demultiplexing is required?

• The Address bus of 8085 is of 16 bits and Data bus


is of 8 bits. Thus if we count the number of pins
needed for respective buses, it comes out to be 24.
• Now designing a processor IC with 24 pins
dedicated just for address and data bus will
be very impractical because the concept of
Multiplexing can be realized very well here.
• Thus there are 8 Pins less required but the
full functionality is obtained.
Block diagram
Figure 1
• The designers thought to implement two
functions from single pin and as the command
value given to the ALE, it will work according to the
requirement of the task.
Address Bus –
• Higher Order Bits (A15-A8) are dedicated
address bus bits and are Unidirectional.
• Lower Order Bits (AD0-AD7) are multiplexed
(Time Multiplexed) as Address Bits (A0-A7)
and Data Bits (D0-D7).
Contd…

• During the start of execution of any instruction,


Lower Order Bus (AD0-AD7) first carries
the address bits and afterwards carries the
Data bits. Thus this bus works as a two
function bus (Dual Purpose).
• Therefore this Bus needs to be the
Demultiplexed so that the necessary
information (whether address or data) can
be accessed accordingly.
• A Latch is used in order to separate address
from the data and also to save the address
value before the change of the bits occur.
Cont
d….
Contd…
• The higher order bits of the address bus remains
on the bus for three clock periods.
• But the lower address bits remains only for one
clock period.
• Now this lower address can be lost & there can be an
unnecessary problem in the operation to be
executed.
• Hence this address need to be saved somewhere in the
circuit device and can be accessed whenever needed.
Contd…

• A latch IC will help us to solve our complexity


which will save the value of AD0-AD7 when it
carries address bits and thus we get full address
for the whole three clock periods.
• Now to operate this latch ALE signal is used.
• During T1 time period, ALE signal goes high, the latch
gives the address value as the output and when it
goes low during the T2 and T3 time period, the
data bits can be collected by the below 8 data lines.
During the low ALE signal the latch holds the address
bits.
Thank you and best wishes

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy