Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 | /* * PCI defines and function prototypes * Copyright 1994, Drew Eckhardt * * For more information, please consult * * PCI BIOS Specification Revision * PCI Local Bus Specification * PCI System Design Guide * * PCI Special Interest Group * M/S HF3-15A * 5200 N.E. Elam Young Parkway * Hillsboro, Oregon 97124-6497 * +1 (503) 696-2000 * +1 (800) 433-5177 * * Manuals are $25 each or $50 for all three, plus $7 shipping * within the United States, $35 abroad. */ #ifndef PCI_H #define PCI_H /* Configuration method #1 */ #define PCI_CONFIG1_ADDRESS_REG 0xcf8 #define PCI_CONFIG1_ENABLE 0x80000000 #define PCI_CONFIG1_TUPPLE(bus, device, function, register) \ (PCI_CONFIG1_ENABLE | ((bus) << 16) & 0xff0000 | \ ((device) << 11) & 0xf800 | ((function) << 8) & 0x700 | \ ((register) << 2) & 0xfc) #define PCI_CONFIG1_DATA_REG 0xcfc /* Configuration method #2, deprecated */ #define PCI_CONFIG2_ENABLE_REG 0xcf8 #define PCI_CONFIG2_ENABLE 0xf0 #define PCI_CONFIG2_TUPPLE(function) \ (PCI_CONFIG2_ENABLE | ((function) << 1) & 0xe) #define PCI_CONFIG2_FORWARD_REG 0xcfa /* * Under PCI, each device has 256 bytes of configuration address space, * of which the first 64 bytes is standardized as follows : */ #define PCI_VENDOR_ID 0x00 /* 16 bits */ #define PCI_DEVICE_ID 0x02 /* 16 bits */ #define PCI_COMMAND 0x04 /* 16 bits */ #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ #define PCI_COMMAND_MEMORY 0x2 /* Enable response in I/O space */ #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ #define PCI_COMMAND_SERR 0x100 /* Enable SERR */ #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ #define PCI_STATUS 0x06 /* 16 bits */ #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ #define PCI_STATUS_PARITY 0x100 /* Detected parity error */ #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ #define PCI_STATUS_DEVSEL_FAST 0x000 #define PCI_STATUS_DEVSEL_MEDIUM 0x200 #define PCI_STATUS_DEVESEL_SLOW 0x400 #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 revision */ #define PCI_REVISION_ID 0x08 /* Revision ID */ #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ #define PCI_CLASS_DEVICE 0x0a /* Device class */ #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ #define PCI_LATENCY_TIMER 0x0d /* 8 bits */ #define PCI_HEADER_TYPE 0x0e /* 8 bits */ #define PCI_BIST 0x0f /* 8 bits */ #define PCI_BIST_CODE_MASK 0x0f /* Return result */ #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ /* * Base addresses specify locations in memory or I/O space. * Decoded size can be determined by writing a value of * 0xffffffff to the register, and reading it back. Only * 1 bits are decoded. */ #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits */ #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits */ #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ #define PCI_BASE_ADDRESS_SPACE_IO 0x01 #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M */ #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ #define PCI_BASE_ADDRESS_MEM_MASK ~7 #define PCI_BASE_ADDRESS_IO_MASK ~3 /* bit 1 is reserved if address_space = 1 */ /* 0x28-0x2f are reserved */ #define PCI_ROM_ADDRESS 0x30 /* 32 bits */ #define PCI_ROM_ADDRESS_ENABLE 0x01 /* Write 1 to enable ROM, bits 31..11 are address, 10..2 are reserved */ /* 0x34-0x3b are reserved */ #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ #define PCI_MIN_GNT 0x3e /* 8 bits */ #define PCI_MAX_LAT 0x3f /* 8 bits */ #define PCI_CLASS_NOT_DEFINED 0x0000 #define PCI_CLASS_NOT_DEFINED_VGA 0x0001 #define PCI_CLASS_STORAGE_SCSI 0x0100 #define PCI_CLASS_STORAGE_IDE 0x0101 #define PCI_CLASS_STORAGE_FLOPPY 0x0102 #define PCI_CLASS_STORAGE_IPI 0x0103 #define PCI_CLASS_STORAGE_OTHER 0x0180 #define PCI_CLASS_NETWORK_ETHERNET 0x0200 #define PCI_CLASS_NETWORK_TOKEN_RING 0x0201 #define PCI_CLASS_NETWORK_FDDI 0x0202 #define PCI_CLASS_NETWORK_OTHER 0x0280 #define PCI_CLASS_DISPLAY_VGA 0x0300 #define PCI_CLASS_DISPLAY_XGA 0x0301 #define PCI_CLASS_DISPLAY_OTHER 0x0380 #define PCI_CLASS_MULTIMEDIA_VIDEO 0x0400 #define PCI_CLASS_MULTIMEDIA_AUDIO 0x0401 #define PCI_CLASS_MULTIMEDIA_OTHER 0x0480 #define PCI_CLASS_MEMORY_RAM 0x0500 #define PCI_CLASS_MEMORY_FLASH 0x0501 #define PCI_CLASS_MEMORY_OTHER 0x0580 #define PCI_CLASS_BRIDGE_HOST 0x0600 #define PCI_CLASS_BRIDGE_ISA 0x0601 #define PCI_CLASS_BRIDGE_EISA 0x0602 #define PCI_CLASS_BRIDGE_MC 0x0603 #define PCI_CLASS_BRIDGE_PCI 0x0604 #define PCI_CLASS_BRIDGE_PCMCIA 0x0605 #define PCI_CLASS_BRIDGE_OTHER 0x0680 #define PCI_CLASS_OTHERS 0xff struct pci_class_type { unsigned long class_id; char *class_name; }; #define PCI_CLASS_NUM 28 #define PCI_CLASS_TYPE { \ {PCI_CLASS_NOT_DEFINED, "Old unidentified device"}, \ {PCI_CLASS_NOT_DEFINED_VGA, "Old VGA controller"}, \ {PCI_CLASS_STORAGE_SCSI, "SCSI bus controller"}, \ {PCI_CLASS_STORAGE_IDE, "IDE controller"}, \ {PCI_CLASS_STORAGE_FLOPPY, "Floppy controller"}, \ {PCI_CLASS_STORAGE_IPI, "IPI bus controller"}, \ {PCI_CLASS_STORAGE_OTHER, "Unknown mass storage controller"}, \ {PCI_CLASS_NETWORK_ETHERNET, "Ethernet controller"}, \ {PCI_CLASS_NETWORK_TOKEN_RING, "Token ring controller"}, \ {PCI_CLASS_NETWORK_FDDI, "FDDI controller"}, \ {PCI_CLASS_NETWORK_OTHER, "Unknown network controller"}, \ {PCI_CLASS_DISPLAY_VGA, "VGA display controller"}, \ {PCI_CLASS_DISPLAY_XGA, "XGA display controller"}, \ {PCI_CLASS_DISPLAY_OTHER, "Unknown display controller"}, \ {PCI_CLASS_MULTIMEDIA_VIDEO, "Video device"}, \ {PCI_CLASS_MULTIMEDIA_AUDIO, "Audio device"}, \ {PCI_CLASS_MULTIMEDIA_OTHER, "Unknown multimedia device"}, \ {PCI_CLASS_MEMORY_RAM, "RAM controller"}, \ {PCI_CLASS_MEMORY_FLASH, "FLASH controller"}, \ {PCI_CLASS_MEMORY_OTHER, "Unknown memory controller"}, \ {PCI_CLASS_BRIDGE_HOST, "Host bridge"}, \ {PCI_CLASS_BRIDGE_ISA, "ISA bridge"}, \ {PCI_CLASS_BRIDGE_EISA, "EISA bridge"}, \ {PCI_CLASS_BRIDGE_MC, "MC bridge"}, \ {PCI_CLASS_BRIDGE_PCI, "PCI to PCI bridge"}, \ {PCI_CLASS_BRIDGE_PCMCIA, "PCMCIA bridge"}, \ {PCI_CLASS_BRIDGE_OTHER, "Unknown bridge device"}, \ {0, "Unknown type of PCI device"} \ } #define PCI_VENDOR_ID_NCR 0x1000 #define PCI_DEVICE_ID_NCR_53C810 0x0001 #define PCI_DEVICE_ID_NCR_53C815 0x0004 #define PCI_DEVICE_ID_NCR_53C820 0x0002 #define PCI_DEVICE_ID_NCR_53C825 0x0003 #define PCI_VENDOR_ID_ADAPTEC 0x9004 #define PCI_DEVICE_ID_ADAPTEC_2940 0x7178 #define PCI_DEVICE_ID_ADAPTEC_294x 0x7078 #define PCI_VENDOR_ID_DPT 0x1044 #define PCI_DEVICE_ID_DPT 0xa400 #define PCI_VENDOR_ID_S3 0x5333 #define PCI_DEVICE_ID_S3_864_1 0x88c0 #define PCI_DEVICE_ID_S3_864_2 0x88c1 #define PCI_DEVICE_ID_S3_928 0x88b0 #define PCI_DEVICE_ID_S3_964_1 0x88d0 #define PCI_DEVICE_ID_S3_964_2 0x88d1 #define PCI_DEVICE_ID_S3_811 0x8811 #define PCI_VENDOR_ID_OPTI 0x1045 #define PCI_DEVICE_ID_OPTI_82C822 0xc822 #define PCI_DEVICE_ID_OPTI_82C621 0xc621 #define PCI_VENDOR_ID_UMC 0x1060 #define PCI_DEVICE_ID_UMC_UM8881F 0x8881 #define PCI_DEVICE_ID_UMC_UM8891A 0x0891 #define PCI_DEVICE_ID_UMC_UM8886F 0x8886 #define PCI_DEVICE_ID_UMC_UM8673F 0x886a #define PCI_VENDOR_ID_DEC 0x1011 #define PCI_DEVICE_ID_DEC_TULIP 0x0002 #define PCI_DEVICE_ID_DEC_TULIP_FAST 0x0009 #define PCI_DEVICE_ID_DEC_FDDI 0x000F #define PCI_DEVICE_ID_DEC_BRD 0x0001 #define PCI_VENDOR_ID_MATROX 0x102B #define PCI_DEVICE_ID_MATROX_MGA_2 0x0518 #define PCI_DEVICE_ID_MATROX_MGA_IMP 0x0d10 #define PCI_VENDOR_ID_INTEL 0x8086 #define PCI_DEVICE_ID_INTEL_82378 0x0484 #define PCI_DEVICE_ID_INTEL_82424 0x0483 #define PCI_DEVICE_ID_INTEL_82375 0x0482 #define PCI_DEVICE_ID_INTEL_82434 0x04a3 #define PCI_DEVICE_ID_INTEL_82430 0x0486 #define PCI_DEVICE_ID_INTEL_82437 0x122d #define PCI_DEVICE_ID_INTEL_82371 0x122e #define PCI_VENDOR_ID_SMC 0x1042 #define PCI_DEVICE_ID_SMC_37C665 0x1000 #define PCI_VENDOR_ID_ATI 0x1002 #define PCI_DEVICE_ID_ATI_M32 0x4158 #define PCI_DEVICE_ID_ATI_M64 0x4758 #define PCI_VENDOR_ID_WEITEK 0x100e #define PCI_DEVICE_ID_WEITEK_P9000 0x9001 #define PCI_DEVICE_ID_WEITEK_P9100 0x9100 #define PCI_VENDOR_ID_CIRRUS 0x1013 #define PCI_DEVICE_ID_CIRRUS_5430 0x00A0 #define PCI_DEVICE_ID_CIRRUS_5434_4 0x00A4 #define PCI_DEVICE_ID_CIRRUS_5434_8 0x00A8 #define PCI_DEVICE_ID_CIRRUS_6729 0x1100 #define PCI_VENDOR_ID_BUSLOGIC 0x104B #define PCI_DEVICE_ID_BUSLOGIC_946C 0x1040 #define PCI_DEVICE_ID_BUSLOGIC_946C_2 0x0140 #define PCI_VENDOR_ID_N9 0x105D #define PCI_DEVICE_ID_N9_I128 0x2309 #define PCI_VENDOR_ID_AI 0x1025 #define PCI_DEVICE_ID_AI_M1435 0x1435 #define PCI_VENDOR_ID_AL 0x10b9 #define PCI_DEVICE_ID_AL_M1445 0x1445 #define PCI_DEVICE_ID_AL_M1449 0x1449 #define PCI_DEVICE_ID_AL_M1451 0x1451 #define PCI_DEVICE_ID_AL_M4803 0x5215 #define PCI_VENDOR_ID_TSENG 0x100c #define PCI_DEVICE_ID_TSENG_W32P_2 0x3202 #define PCI_DEVICE_ID_TSENG_W32P_b 0x3205 #define PCI_DEVICE_ID_TSENG_W32P_c 0x3206 #define PCI_DEVICE_ID_TSENG_W32P_d 0x3207 #define PCI_VENDOR_ID_CMD 0x1095 #define PCI_DEVICE_ID_CMD_640 0x0640 #define PCI_VENDOR_ID_VISION 0x1098 #define PCI_DEVICE_ID_VISION_QD8500 0x0001 #define PCI_DEVICE_ID_VISION_QD8580 0x0002 #define PCI_VENDOR_ID_AMD 0x1022 #define PCI_DEVICE_ID_AMD_LANCE 0x2000 #define PCI_DEVICE_ID_AMD_SCSI 0x2020 #define PCI_VENDOR_ID_VLSI 0x1004 #define PCI_DEVICE_ID_VLSI_82C593 0x0006 #define PCI_VENDOR_ID_ADL 0x1005 #define PCI_DEVICE_ID_ADL_2301 0x2301 #define PCI_VENDOR_ID_SYMPHONY 0x1c1c #define PCI_DEVICE_ID_SYMPHONY_101 0x0001 #define PCI_VENDOR_ID_TRIDENT 0x1023 #define PCI_DEVICE_ID_TRIDENT_9420 0x9420 #define PCI_DEVICE_ID_TRIDENT_9440 0x9440 #define PCI_VENDOR_ID_CONTAQ 0x1080 #define PCI_DEVICE_ID_CONTAQ_82C599 0x0600 #define PCI_VENDOR_ID_NS 0x100b #define PCI_DEVICE_ID_NS_87410 0xd001 #define PCI_VENDOR_ID_VIA 0x1106 #define PCI_DEVICE_ID_VIA_82C505 0x0505 #define PCI_VENDOR_ID_SI 0x1039 #define PCI_DEVICE_ID_SI_496 0x0496 #define PCI_DEVICE_ID_SI_501 0x0406 #define PCI_DEVICE_ID_SI_503 0x0008 #define PCI_VENDOR_ID_LEADTEK 0x107d #define PCI_DEVICE_ID_LEADTEK_805 0x0000 #define PCI_VENDOR_ID_IMS 0x10e0 #define PCI_DEVICE_ID_IMS_8849 0x8849 #define PCI_VENDOR_ID_ZEINET 0x1193 #define PCI_DEVICE_ID_ZEINET_1221 0x0001 #define PCI_VENDOR_ID_EF 0x111a #define PCI_DEVICE_ID_EF_ATM 0x0000 #define PCI_VENDOR_ID_HER 0xedd8 #define PCI_DEVICE_ID_HER_STING 0xa091 #define PCI_VENDOR_ID_ATRONICS 0x907f #define PCI_DEVICE_ID_ATRONICS_2015 0x2015 #define PCI_VENDOR_ID_CT 0x102c #define PCI_DEVICE_ID_CT_65545 0x00d8 #define PCI_VENDOR_ID_FUTUR 0x1036 #define PCI_DEVICE_ID_FUTUR_18C30 0x0000 #define PCI_VENDOR_ID_WINBOND 0x10ad #define PCI_DEVICE_ID_WINBOND_83769 0x0001 #define PCI_VENDOR_ID_3COM 0x10b7 #define PCI_DEVICE_ID_3COM_3C590 0x5900 #define PCI_DEVICE_ID_3COM_3C595TX 0x5950 #define PCI_DEVICE_ID_3COM_3C595T4 0x5951 #define PCI_DEVICE_ID_3COM_3C595MII 0x5952 struct pci_vendor_type { unsigned short vendor_id; char *vendor_name; }; #define PCI_VENDOR_NUM 39 #define PCI_VENDOR_TYPE { \ {PCI_VENDOR_ID_NCR, "NCR"}, \ {PCI_VENDOR_ID_ADAPTEC, "Adaptec"}, \ {PCI_VENDOR_ID_DPT, "DPT"}, \ {PCI_VENDOR_ID_S3, "S3 Inc."}, \ {PCI_VENDOR_ID_OPTI, "OPTI"}, \ {PCI_VENDOR_ID_UMC, "UMC"}, \ {PCI_VENDOR_ID_DEC, "DEC"}, \ {PCI_VENDOR_ID_MATROX, "Matrox"}, \ {PCI_VENDOR_ID_INTEL, "Intel"}, \ {PCI_VENDOR_ID_SMC, "SMC"}, \ {PCI_VENDOR_ID_ATI, "ATI"}, \ {PCI_VENDOR_ID_WEITEK, "Weitek"}, \ {PCI_VENDOR_ID_CIRRUS, "Cirrus Logic"}, \ {PCI_VENDOR_ID_BUSLOGIC, "Bus Logic"}, \ {PCI_VENDOR_ID_N9, "Number Nine"}, \ {PCI_VENDOR_ID_AI, "Acer Incorporated"}, \ {PCI_VENDOR_ID_AL, "Acer Labs"}, \ {PCI_VENDOR_ID_TSENG, "Tseng'Lab"}, \ {PCI_VENDOR_ID_CMD, "CMD"}, \ {PCI_VENDOR_ID_VISION, "Vision"}, \ {PCI_VENDOR_ID_AMD, "AMD"}, \ {PCI_VENDOR_ID_VLSI, "VLSI"}, \ {PCI_VENDOR_ID_ADL, "Advance Logic"}, \ {PCI_VENDOR_ID_SYMPHONY, "Symphony"}, \ {PCI_VENDOR_ID_TRIDENT, "Trident"}, \ {PCI_VENDOR_ID_CONTAQ, "Contaq"}, \ {PCI_VENDOR_ID_NS, "NS"}, \ {PCI_VENDOR_ID_VIA, "VIA Technologies"}, \ {PCI_VENDOR_ID_SI, "Silicon Integrated"}, \ {PCI_VENDOR_ID_LEADTEK, "Leadtek Research"}, \ {PCI_VENDOR_ID_IMS, "IMS"}, \ {PCI_VENDOR_ID_ZEINET, "ZeiNet"}, \ {PCI_VENDOR_ID_EF, "Efficient Networks"}, \ {PCI_VENDOR_ID_HER, "Hercules"}, \ {PCI_VENDOR_ID_ATRONICS, "Atronics"}, \ {PCI_VENDOR_ID_CT, "Chips & Technologies"}, \ {PCI_VENDOR_ID_FUTUR, "Future Domain"},\ {PCI_VENDOR_ID_WINBOND, "Winbond"}, \ {PCI_VENDOR_ID_3COM, "3Com"} \ } /* Optimisation pointer is a offset of an item into the array */ /* BRIDGE_MAPPING_TYPE. 0xff indicates that the device is not a PCI */ /* bridge, or that we don't know for the moment how to configure it. */ /* I'm trying to do my best so that the kernel stays small. */ /* Different chipset can have same optimisation structure. i486 and */ /* pentium chipsets from the same manufacturer usually have the same */ /* structure */ struct pci_device_type { unsigned char bridge_id; unsigned short vendor_id; unsigned short device_id; char *device_name; }; #define PCI_DEVICE_NUM 82 #define PCI_DEVICE_TYPE { \ {0xff, PCI_VENDOR_ID_NCR, PCI_DEVICE_ID_NCR_53C810, "53c810"}, \ {0xff, PCI_VENDOR_ID_NCR, PCI_DEVICE_ID_NCR_53C815, "53c815"}, \ {0xff, PCI_VENDOR_ID_NCR, PCI_DEVICE_ID_NCR_53C820, "53c820"}, \ {0xff, PCI_VENDOR_ID_NCR, PCI_DEVICE_ID_NCR_53C825, "53c825"}, \ {0xff, PCI_VENDOR_ID_ADAPTEC, PCI_DEVICE_ID_ADAPTEC_2940, "2940"}, \ {0xff, PCI_VENDOR_ID_ADAPTEC, PCI_DEVICE_ID_ADAPTEC_294x, "294x"}, \ {0xff, PCI_VENDOR_ID_DPT, PCI_DEVICE_ID_DPT, "SmartCache/Raid"}, \ {0xff, PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_864_1, "Vision 864-P"}, \ {0xff, PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_864_2, "Vision 864-P"}, \ {0xff, PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_928, "Vision 928-P"}, \ {0xff, PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_964_1, "Vision 964-P"}, \ {0xff, PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_964_2, "Vision 964-P"}, \ {0xff, PCI_VENDOR_ID_S3, PCI_DEVICE_ID_S3_811, "Trio32/Trio64"}, \ {0x02, PCI_VENDOR_ID_OPTI, PCI_DEVICE_ID_OPTI_82C822, "82C822"}, \ {0xff, PCI_VENDOR_ID_OPTI, PCI_DEVICE_ID_OPTI_82C621, "82C621"}, \ {0xff, PCI_VENDOR_ID_UMC, PCI_DEVICE_ID_UMC_UM8881F, "UM8881F"}, \ {0x01, PCI_VENDOR_ID_UMC, PCI_DEVICE_ID_UMC_UM8891A, "UM8891A"}, \ {0xff, PCI_VENDOR_ID_UMC, PCI_DEVICE_ID_UMC_UM8886F, "UM8886F"}, \ {0xff, PCI_VENDOR_ID_UMC, PCI_DEVICE_ID_UMC_UM8673F, "UM8673F"}, \ {0xff, PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP, "DC21040"}, \ {0xff, PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST, "DC21040"}, \ {0xff, PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_FDDI, "DEFPA"}, \ {0xff, PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_BRD, "DC21050"}, \ {0xff, PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MGA_2, "Atlas PX2085"}, \ {0xff, PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MGA_IMP, "MGA Impression"}, \ {0xff, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82378, "82378IB"}, \ {0x00, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82424, "82424ZX Saturn"}, \ {0xff, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82375, "82375EB"}, \ {0x00, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82434, "82434LX Mercury/Neptune"}, \ {0xff, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82430, "82430ZX Aries"}, \ {0xff, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82437, "82437FX Triton"}, \ {0xff, PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371, "82371FB"}, \ {0xff, PCI_VENDOR_ID_SMC, PCI_DEVICE_ID_SMC_37C665, "FDC 37C665"}, \ {0xff, PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_M32, "Mach 32"}, \ {0xff, PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_M64, "Mach 64"}, \ {0xff, PCI_VENDOR_ID_WEITEK, PCI_DEVICE_ID_WEITEK_P9000, "P9000"}, \ {0xff, PCI_VENDOR_ID_WEITEK, PCI_DEVICE_ID_WEITEK_P9100, "P9100"}, \ {0xff, PCI_VENDOR_ID_CIRRUS, PCI_DEVICE_ID_CIRRUS_5430, "GD 5430"}, \ {0xff, PCI_VENDOR_ID_CIRRUS, PCI_DEVICE_ID_CIRRUS_5434_4, "GD 5434"}, \ {0xff, PCI_VENDOR_ID_CIRRUS, PCI_DEVICE_ID_CIRRUS_5434_8, "GD 5434"}, \ {0xff, PCI_VENDOR_ID_CIRRUS, PCI_DEVICE_ID_CIRRUS_6729, "CL 6729"}, \ {0xff, PCI_VENDOR_ID_BUSLOGIC,PCI_DEVICE_ID_BUSLOGIC_946C, "946C"}, \ {0xff, PCI_VENDOR_ID_BUSLOGIC,PCI_DEVICE_ID_BUSLOGIC_946C_2, "946C"}, \ {0xff, PCI_VENDOR_ID_N9, PCI_DEVICE_ID_N9_I128, "Imagine 128"}, \ {0xff, PCI_VENDOR_ID_AI, PCI_DEVICE_ID_AI_M1435, "M1435"}, \ {0xff, PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M1445, "M1445"}, \ {0xff, PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M1449, "M1449"}, \ {0xff, PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M1451, "M1451"}, \ {0xff, PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M4803, "MS4803"}, \ {0xff, PCI_VENDOR_ID_TSENG, PCI_DEVICE_ID_TSENG_W32P_2, "ET4000W32P"}, \ {0xff, PCI_VENDOR_ID_TSENG, PCI_DEVICE_ID_TSENG_W32P_b, "ET4000W32P rev B"}, \ {0xff, PCI_VENDOR_ID_TSENG, PCI_DEVICE_ID_TSENG_W32P_c, "ET4000W32P rev C"}, \ {0xff, PCI_VENDOR_ID_TSENG, PCI_DEVICE_ID_TSENG_W32P_d, "ET4000W32P rev D"}, \ {0xff, PCI_VENDOR_ID_CMD, PCI_DEVICE_ID_CMD_640, "640A"}, \ {0xff, PCI_VENDOR_ID_VISION, PCI_DEVICE_ID_VISION_QD8500, "QD-8500"}, \ {0xff, PCI_VENDOR_ID_VISION, PCI_DEVICE_ID_VISION_QD8580, "QD-8580"}, \ {0xff, PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_LANCE, "79C970"}, \ {0xff, PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_SCSI, "53C974"}, \ {0xff, PCI_VENDOR_ID_VLSI, PCI_DEVICE_ID_VLSI_82C593, "82C593-FC1"}, \ {0xff, PCI_VENDOR_ID_ADL, PCI_DEVICE_ID_ADL_2301, "2301"}, \ {0xff, PCI_VENDOR_ID_SYMPHONY, PCI_DEVICE_ID_SYMPHONY_101, "82C101"}, \ {0xff, PCI_VENDOR_ID_TRIDENT, PCI_DEVICE_ID_TRIDENT_9420, "TG 9420"}, \ {0xff, PCI_VENDOR_ID_TRIDENT, PCI_DEVICE_ID_TRIDENT_9440, "TG 9440"}, \ {0xff, PCI_VENDOR_ID_CONTAQ, PCI_DEVICE_ID_CONTAQ_82C599, "82C599"}, \ {0xff, PCI_VENDOR_ID_NS, PCI_DEVICE_ID_NS_87410, "87410"}, \ {0xff, PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C505, "VT 82C505"}, \ {0xff, PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_496, "85C496"}, \ {0xff, PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_501, "85C501"}, \ {0xff, PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_503, "85C503"}, \ {0xff, PCI_VENDOR_ID_LEADTEK, PCI_DEVICE_ID_LEADTEK_805, "S3 805"}, \ {0xff, PCI_VENDOR_ID_IMS, PCI_DEVICE_ID_IMS_8849, "8849"}, \ {0xff, PCI_VENDOR_ID_ZEINET, PCI_DEVICE_ID_ZEINET_1221, "1221"}, \ {0xff, PCI_VENDOR_ID_EF, PCI_DEVICE_ID_EF_ATM, "155P-MF1"}, \ {0xff, PCI_VENDOR_ID_HER, PCI_DEVICE_ID_HER_STING, "Stingray"}, \ {0xff, PCI_VENDOR_ID_ATRONICS, PCI_DEVICE_ID_ATRONICS_2015, "IDE-2015PL"}, \ {0xff, PCI_VENDOR_ID_CT, PCI_DEVICE_ID_CT_65545, "65545"}, \ {0xff, PCI_VENDOR_ID_FUTUR, PCI_DEVICE_ID_FUTUR_18C30, "TMC-18C30"}, \ {0xff, PCI_VENDOR_ID_WINBOND, PCI_DEVICE_ID_WINBOND_83769, "W83769F"}, \ {0xff, PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C590, "3C590 10bT"}, \ {0xff, PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C595TX, "3C595 100bTX"}, \ {0xff, PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C595T4, "3C595 100bT4"}, \ {0xff, PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C595MII, "3C595 100b-MII"} \ } /* An item of this structure has the following meaning */ /* For each optimisation, the register address, the mask */ /* and value to write to turn it on. */ /* There are 5 optimizations for the moment : */ /* Cache L2 write back best than write through */ /* Posted Write for CPU to PCI enable */ /* Posted Write for CPU to MEMORY enable */ /* Posted Write for PCI to MEMORY enable */ /* PCI Burst enable */ /* Half of the bios I've meet don't allow you to turn */ /* that on, and you can gain more than 15% on graphic */ /* accesses using those optimisations... */ struct optimisation_type { char *type; char *off; char *on; }; #define OPTIMISATION_NUM 5 #define OPTIMISATION_TYPE { \ {"Cache L2","write trough","write back"}, \ {"CPU-PCI posted write","off","on"}, \ {"CPU-Memory posted write","off","on"}, \ {"PCI-Memory posted write","off","on"}, \ {"PCI burst","off","on"} \ } struct bridge_mapping_type { unsigned char address; unsigned char mask; unsigned char value; }; /* Intel Neptune/Mercury/Saturn */ /* If the Internal cache is Write back, */ /* the L2 cache must be write through ! */ /* I've to check out how to control that */ /* for the moment, we won't touch the cache*/ /* UMC 8891A Pentium chipset */ /* Why did you think UMC was cheaper ?? */ /* OPTI 82C822 */ /* This is a dummy entry for my tests. */ /* I have this chipset and no docs.... */ /* I'm gathering docs. If you can help...... */ #define BRIDGE_MAPPING_NUM 3 #define BRIDGE_MAPPING_TYPE { \ {0x0 ,0x02 ,0x02 }, \ {0x53 ,0x02 ,0x02 }, \ {0x53 ,0x01 ,0x01 }, \ {0x54 ,0x01 ,0x01 }, \ {0x54 ,0x02 ,0x02 }, \ \ {0x50 ,0x10 ,0x00 }, \ {0x51 ,0x40 ,0x40 }, \ {0x0 ,0x0 ,0x0 }, \ {0x0 ,0x0 ,0x0 }, \ {0x0 ,0x0 ,0x0 }, \ \ {0x0 ,0x1 ,0x1 }, \ {0x0 ,0x2 ,0x0 }, \ {0x0 ,0x0 ,0x0 }, \ {0x0 ,0x0 ,0x0 }, \ {0x0 ,0x0 ,0x0 } \ } #include <linux/bios32.h> #endif /* ndef PCI_H */ |