-
Notifications
You must be signed in to change notification settings - Fork 0
Behavioral architecture of a read/write cycle controller for a DRAM chip.
License
jtsimons/DRAMC
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
Program: DRAM Controller Author: Jacob Simons Date Published: October 26, 2022 This program represents the behavioral architecture of a controller for simple read/write cycles of an asynchronous DRAM chip. Originally produced as a laboratory assignment for ECE 4525 at Western Michigan University, designed for use with a Digilent Nexys A7 FPGA development board.
About
Behavioral architecture of a read/write cycle controller for a DRAM chip.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published