Skip to content

Add stm32l4r5 #703

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 6 commits into from
Closed

Add stm32l4r5 #703

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
6 commits
Select commit Hold shift + click to select a range
61b2231
add stm32l4r5 device
gauteh Feb 26, 2022
15ca96d
rename CH7WDATR (the second) to CH7DATINR
gauteh Feb 26, 2022
b9c1d07
Rename ADC to ADC1
gauteh Feb 26, 2022
1449c56
add stm32l4r5 to part table
gauteh Feb 27, 2022
17469be
set up TIM3 and TIM4 from TIM2
gauteh Feb 28, 2022
eb673e4
stm32lr9: rename ADC to ADC1
gauteh Feb 28, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
104 changes: 104 additions & 0 deletions devices/stm32l4r5.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,104 @@
_svd: ../svd/stm32l4r5.svd

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
"F?R?":
_merge:
- "FB*"
"F??R?":
_merge:
- "FB*"

# SVD incorrectly labels APB1ENR1 bit 15 as SP3EN instead of SPI3EN.
RCC:
APB1ENR1:
_modify:
SP3EN:
name: SPI3EN
description: SPI peripheral 3 clock enable

_modify:
ADC:
name: ADC1

_copy:
TIM3:
from: TIM2

_derive:
TIM4: TIM3

DFSDM1:
_delete:
- CH7WDATR

_derive:
CH7WDATR:
_from: CH6WDATR
addressOffset: 0xEC
description: 'CH7WDATR'

CH7DATINR:
_from: CH6DATINR
addressOffset: 0xF0
description: 'CH7DATINR'

MPU:
_strip:
- "MPU_"

_include:
- common_patches/l4_adc_sqr1.yaml
- common_patches/4_nvic_prio_bits.yaml
- ./common_patches/merge_USART_CR2_ADDx_fields.yaml
- ./common_patches/merge_USART_CR2_ABRMODx_fields.yaml
- ./common_patches/merge_USART_CR1_DEDTx_fields.yaml
- ./common_patches/merge_USART_CR1_DEATx_fields.yaml
- ./common_patches/rename_USART_CR2_DATAINV_field.yaml
- ./common_patches/merge_LPUART_CR1_DEATx_fields.yaml
- ./common_patches/merge_LPUART_CR1_DEDTx_fields.yaml
- ./common_patches/rename_LPUART_CR2_DATAINV_field.yaml
- ./common_patches/merge_LPUART_CR2_ADDx_fields.yaml
- ./common_patches/merge_USART_BRR_fields.yaml
- common_patches/can/can.yaml
- common_patches/can/can_filter_bank.yaml
- ../peripherals/can/can.yaml
- common_patches/sai/sai_v1.yaml
- ../peripherals/gpio/gpio_v2.yaml
- ../peripherals/gpio/gpio_with_brr.yaml
- common_patches/crc/crc_rename_init.yaml
- ../peripherals/crc/crc_advanced.yaml
- ../peripherals/crc/crc_idr_8bit.yaml
- ../peripherals/crc/crc_with_polysize.yaml
- ../peripherals/wwdg/wwdg.yaml
- ../peripherals/rcc/rcc_l4.yaml
- common_patches/tim/common.yaml
- ../peripherals/tim/tim_basic.yaml
- ../peripherals/tim/tim16.yaml
- ../peripherals/tim/tim6.yaml
- ../peripherals/tim/tim2345_mixed.yaml
- common_patches/tim/tim2345_mixed_l.yaml
- ../peripherals/tim/tim_advanced.yaml
- common_patches/tim/tim_ccr.yaml
- common_patches/tim/v2/l4.yaml
- ../peripherals/tim/v2/ccm.yaml
- ../peripherals/dma/dma_v1.yaml
- ../peripherals/iwdg/iwdg_with_WINR.yaml
- ../peripherals/exti/exti.yaml
- ../peripherals/i2c/i2c_v2.yaml
- ../peripherals/usart/lpuart_v2A.yaml
- ../peripherals/usart/usart_v2B1.yaml
- common_patches/rtc/rtc_bkpr.yaml
- common_patches/rtc/rtc_cr.yaml
- common_patches/tsc/tsc.yaml
- ./common_patches/flash/flash_boot0s.yaml
- ../peripherals/fw/fw_l0_l4.yaml
- common_patches/hash/hash.yaml
- ../peripherals/sai/sai.yaml
- ../peripherals/dma/dma2d_v1.yaml
- ./common_patches/l4_dbg_apb_fzr_rename.yaml
- common_patches/usb_otg/otg_fs_remove_prefix.yaml
- common_patches/usb_otg/otg_fs_fixes_v1.yaml
5 changes: 5 additions & 0 deletions devices/stm32l4r9.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -28,6 +28,10 @@ RCC:
name: SPI3EN
description: SPI peripheral 3 clock enable

_modify:
ADC:
name: ADC1

_copy:
TIM3:
from: TIM2
Expand All @@ -40,6 +44,7 @@ MPU:
- "MPU_"

_include:
- common_patches/l4_adc_sqr1.yaml
- common_patches/4_nvic_prio_bits.yaml
- ./common_patches/merge_USART_CR2_ADDx_fields.yaml
- ./common_patches/merge_USART_CR2_ABRMODx_fields.yaml
Expand Down
9 changes: 9 additions & 0 deletions stm32_part_table.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -549,6 +549,15 @@ stm32l4:
- STM32L496
- STM32L4A6

stm32l4r5:
url: https://www.st.com/en/microcontrollers-microprocessors/stm32l4r5-s5.html
rm: RM0432
rm_title: STM32L4+ Series
rm_url: https://www.st.com/resource/en/reference_manual/dm00310109.pdf
members:
- STM32L4R5
- STM32L4S5

stm32l4r9:
url: https://www.st.com/en/microcontrollers-microprocessors/stm32l4r9-s9.html
rm: RM0432
Expand Down
pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy