Computer Organization Jan 2010 OLD
Uploaded by
Prasad C MComputer Organization Jan 2010 OLD
Uploaded by
Prasad C MFor More Question Papers Visit - http://pediawikiblog.blogspot.
com
USN
I I I I I .I I I I I I
Fourth Semester B.E. Degree Examination, Dec.09-Jan.10 Computer Organization
Note: Answer any FIVE full questions.
CS46
Time: 3 hrs.
Max. Marks:IOO
Discuss the various generations through which the computers have evolved to the present stage. Indicate the important technological features and devices that characterized each (10 Marks) generation. b. Distinguish between unsigned and signed integer with examples, indicate when each type of integers will be useful. (04 Marks) c. An integer of 32 bit size is stored in memory location in the little endian fashion. Show, using a pseudo program, how a big endian 16 bit processor could rearrange the member and store it properly for use, back in the same location. (06 Marks) a. What do you understand by stack frames? Discuss their use in sub-routines. (10 Marks) b. Develop an assembly program to multiply two memory arrays and store their result in a third memory array : a(i) * b(i) =c(i) for i = 0 to n-i. Consider load/store and 3-address system. (10 Marks) Draw a combined input/output interface circuit and explain the different operations clearly. (10 Marks) b. Consider a synchronous bus that transfers data in one clock cycle. Address transmitted by the processor appears on the bus after 4 nanoseconds, propagation delay on the bus varies from 1 to 5 nanoseconds, address decoding takes 6 nanoseconds. Addressed device takes 5 to 10 nanoseconds to place the data on the bus. Input buffer needs 3 nanoseconds set up (04 Marks) time. Estimate the clock speed at which this bus can operate. c. Distinguish between the processor clock speed and bus clock speed and explain why the disparity occurs between the two. State the values of the above in a modem computing system. (06 Marks) Draw and explain the timing diagram for modified synchronous input data transfer with multiple clock cycle. (06 Marks) b. Which type of I/0 devices are interfaced through DMA? Explain the bus-arbitration process used for DMA. (10 Marks) c. Compare and contrast memory mapped I/0 and I/0 mapped input/output. (04 Marks) With the aid of a block diagram, explain the operation of a 16-magabit DRAM chip configured as 2M X 8. (08 Marks) b. Which are the different factors to be considered in the choice of a memory chip? Discuss. (04 Marks) c. Give the organization of a 2m x 32 memory module using 512K x 8 static memory chips. (08 Marks) Mention any two differences between static and dynamic RAMs. Explain . the internal (06 Marks) organization of a memory chip consisting of 16 words of 8 bits each. b. Explain, with aid of a block diagram and timing diagram the synchronous DRAM.(08 Marks) c. What is secondary storage? Explain in brief magnetic hard disk. (06 Marks) a. Briefly explain the single bus organization, with a block diagram. (10 Marks) b. Enlist the advantages and disadvantages of a hard-wired control unit. Further describe the organization of a micro-programmed control unit. (10 Marks) Write short notes on the following: a) Pipelining b) Embedded system
(20 Marks)
a.
a.
a.
a.
a.
c) Virtual memory
d) SCSI bus.