cmt-7432 Data Sheet IC Pada Teknik Digital

The Leader in High Temperature Semiconductor Solutions
CMT-7432 DATASHEET
Revision: 01.2 10-Nov-10 (Last Modified)
High-Temperature, Quad 2-Inputs OR Gate

General Description
The CMT-7432 contains four independent 2-inputs OR gates, performing the Boolean function :
Features
Qualified from -55 to +175C (Tj) 3.3 to 5V (10%) supply voltages Latchup-free at any supply and temperature condition Available in plastic SOIC16 standard package
Y AB
The CMT-7432 can operate with supply voltages from 3.3 to 5V (10%).
Applications
Well logging Automotive, Aeronautics & Aerospace Harsh Environments
Package and Pin Configuration

PSOIC16
IN1 A IN1 B OUT1 IN2 A IN2 B OUT2 VSS N.C.
1 16
Pin 1
Symbol IN1 A IN1 B OUT1 IN2 A IN2 B OUT2 VSS N.C. N.C. OUT3 IN3 B IN3 A OUT4 IN4 B IN4 A VDD
Description Input A of the OR gate number 1 Input B of the OR gate number 1 Output of the OR gate number 1 Input A of the OR gate number 2 Input B of the OR gate number 2 Output of the OR gate number 2 Circuit core ground terminal. No connected terminal. No connected terminal. Output of the OR gate number 3 Input B of the OR gate number 3 Input A of the OR gate number 3 Output of the OR gate number 4 Input B of the OR gate number 4 Input A of the OR gate number 4 Circuit core power supply terminal.
VDD IN4 A IN4 B OUT4 IN3 A IN3 B OUT3 N.C.
2 3
15
4 5
14
6 7
4 CMT-7432 5
13
8 9
12
10 11
11
12 13
10
14 15
16
PUBLIC
Doc. DS-090383 V01.2
1 of 6 WWW.CISSOID.COM
10-Nov-10 (Last Modified)
Contact : Gonzalo Picn (+32-10-489214)Nov. 10 CMT-7432 DATASHEET
Function Table
INPUT A L L H H B L H L H OUTPUT Y L H H H
Function and Logical Diagrams

1 2 4 5 12 11 15 14
IN1 A OUT1 IN1 B
IN1 A OUT2 IN1 B
IN1 A OUT3 IN1 B
10
IN1 A OUT4 IN1 B
13
Figure 1. CMT-7432: simplified block diagram.
PUBLIC
Doc. DS-090383 V01.2
Absolute Maximum Ratings

Supply Voltage VDD to GND Voltage on any Pin to GND ESD Rating (expected) Human Body Model -0.5 to 6.0V -0.5 to VDD+0.5V 1kV
Operating Conditions
Supply Voltage VDD to GND Junction temperature 3.3V to 5V (10%) -55C to +175C
DC Electrical Characteristics
Unless otherwise stated: Tj=25C. Bold underlined figures indicate values valid over the whole temperature range (-55C < Tj < +175C).
Parameter Condition Min Typ Max Units
Supply voltage VDD
3.3
5V
VDD = 3.3V, Tj=-55C
VDD = 5V, Tj=-55C Quiescent current IDD VDD = 3.3V, Tj=175C
6 nA 685
VDD = 5V, Tj=175C
690
VDD = 3.3V, IOH<2mA (source) Minimum HIGH level output voltage VOH VDD = 5V, IOH<4mA (source)
2.46 V 4.47
VDD = 3.3V, IOL<2mA (sink) Maximum LOW level output voltage VOL VDD = 5V, IOL<4mA (sink)
0.41 V 0.59
VDD = 3.3V Minimum HIGH level input voltage VIH VDD = 5V
2.2 V 3.3
VDD = 3.3V Maximum LOW level input voltage VIL VDD = 5V
1.5 V 2.2
PUBLIC
Doc. DS-090383 V01.2
AC Electrical Characteristics
Unless otherwise stated: VDD=5V, Tj=25C. Bold underlined figures indicate values valid over the whole temperature range (-55C < Tj < +175C).
Parameter Condition Temperature Tj=-55C Propagation delay time from A or B to Y1 tPHL Min Typ 7.7 Max 10.3 Units
CL=50pF
Tj=25C
9.3
12.9
ns
Tj=175C
13
18.5
Tj=-55C Propagation delay time from A or B to Y tPLH
6.8
9.4
CL=50pF
Tj=25C
8.5
12
ns
Tj=175C
11.8
17.2
Tj=-55C Output transition time High to Low tTHL
6.2
8.1
CL=50pF
Tj=25C
7.7
10.3
ns
Tj=175C
11.2
15.4
Tj=-55C Output transition time Low to High tTLH
5.6
7.9
CL=50pF
Tj=25C
7.4
10.3
ns
Tj=175C
10.5
14.8
Input A is 1% to 2% faster than input B. PUBLIC 4 of 6 WWW.CISSOID.COM
Doc. DS-090383 V01.2
AC Electrical Characteristics (cntd)

Unless otherwise stated: VDD=3.3V, Tj=25C. Bold underlined figures indicate values valid over the whole temperature range (-55C < Tj < +175C).
Parameter Condition Temperature Tj=-55C Propagation delay time from A or B to Y tPHL Min Typ 15 Max 23.9 Units
CL=50pF
Tj=25C
19.9
28.7
ns
Tj=175C
23.4
37.2
Tj=-55C Propagation delay time from A or B to Y tPLH
13.2
21.5
CL=50pF
Tj=25C
16
26.2
ns
Tj=175C
21
34
Tj=-55C Output transition time High to Low tTHL
12.1
18.9
CL=50pF
Tj=25C
15.5
22.8
ns
Tj=175C
19.5
30.4
Tj=-55C Output transition time Low to High tTLH
10
16.1
CL=50pF
Tj=25C
12.5
20
ns
Tj=175C
16.4
25
AC Waveforms
input output
tPLH
tPHL
tTLH
tTHL
Figure 2. AC Waveforms
Ordering Information
Ordering Reference CMT-7432-PSOIC16-T Package Plastic SOIC16 Temperature Range -55C to +175C Marking CMT-7432
PUBLIC
Doc. DS-090383 V01.2
Package Dimensions
10.08-10.49
1.59
0.51 7.39-7.60
10.00-10.64
7 0.40-1.2
2.03-2.54
7.29-7.54
0.10-0.28
1.27
Drawing PSOIC16 (mm +/- 10%)
Contact & Ordering

CISSOID S.A. Headquarters and contact EMEA: CISSOID S.A. Rue Francqui, 3 1435 Mont Saint Guibert - Belgium T : +32 10 48 92 10 - F: +32 10 88 98 75 Email: sales@cissoid.com Visit our website: http://www.cissoid.com/contact
Sales Representatives:
Disclaimer
Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided as is. CISSOID has no obligation to provide maintenance, support, updates, or modifications.
PUBLIC
Doc. DS-090383 V01.2
0.23-
0.30

cmt-7432 Data Sheet IC Pada Teknik Digital

Uploaded by

Copyright:

Available Formats

cmt-7432 Data Sheet IC Pada Teknik Digital

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

cmt-7432 Data Sheet IC Pada Teknik Digital

Uploaded by

Copyright:

Available Formats

The Leader in High Temperature Semiconductor Solutions

Revision: 01.2 10-Nov-10 (Last Modified)

High-Temperature, Quad 2-Inputs OR Gate

Package and Pin Configuration

VDD IN4 A IN4 B OUT4 IN3 A IN3 B OUT3 N.C.

10-Nov-10 (Last Modified)

Contact : Gonzalo Picn (+32-10-489214)Nov. 10 CMT-7432 DATASHEET

Function and Logical Diagrams

IN1 A OUT2 IN1 B

IN1 A OUT3 IN1 B

IN1 A OUT4 IN1 B

Figure 1. CMT-7432: simplified block diagram.

10-Nov-10 (Last Modified)

Contact : Gonzalo Picn (+32-10-489214)Nov. 10 CMT-7432 DATASHEET

Absolute Maximum Ratings

Supply voltage VDD

VDD = 3.3V, Tj=-55C

VDD = 5V, Tj=-55C Quiescent current IDD VDD = 3.3V, Tj=175C

VDD = 5V, Tj=175C

VDD = 3.3V Minimum HIGH level input voltage VIH VDD = 5V

VDD = 3.3V Maximum LOW level input voltage VIL VDD = 5V

10-Nov-10 (Last Modified)

Contact : Gonzalo Picn (+32-10-489214)Nov. 10 CMT-7432 DATASHEET

Tj=-55C Propagation delay time from A or B to Y tPLH

Tj=-55C Output transition time High to Low tTHL

Tj=-55C Output transition time Low to High tTLH

Input A is 1% to 2% faster than input B. PUBLIC 4 of 6 WWW.CISSOID.COM

Doc. DS-090383 V01.2

10-Nov-10 (Last Modified)

Contact : Gonzalo Picn (+32-10-489214)Nov. 10 CMT-7432 DATASHEET

AC Electrical Characteristics (cntd)

Tj=-55C Propagation delay time from A or B to Y tPLH

Tj=-55C Output transition time High to Low tTHL

Tj=-55C Output transition time Low to High tTLH

10-Nov-10 (Last Modified)

Contact : Gonzalo Picn (+32-10-489214)Nov. 10 CMT-7432 DATASHEET

Drawing PSOIC16 (mm +/- 10%)

Contact & Ordering

You might also like

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.