Ads 1299

ADS1299
www.ti.com SBAS499A JULY 2012 REVISED AUGUST 2012
Low-Noise, 8-Channel, 24-Bit Analog Front-End for Biopotential Measurements

Check for Samples: ADS1299
1
FEATURES
Eight Low-Noise PGAs and Eight HighResolution Simultaneous-Sampling ADCs Very Low Input-Referred Noise: 1.0 VPP (70-Hz BW) Low Power: 5 mW/channel Input Bias Current: 300 pA Data Rate: 250 SPS to 16 kSPS CMRR: 110 dB Programmable Gain: 1, 2, 4, 6, 8, 12, or 24 Unipolar or Bipolar Supplies: Analog: 4.75 V to 5.25 V Digital: 1.8 V to 3.6 V Built-In Bias Drive Amplifier, Lead-Off Detection, Test Signals Built-In Oscillator Internal or External Reference Flexible Power-Down, Standby Mode Pin-Compatible with the ADS1298IPAG SPI-Compatible Serial Interface Operating Temperature Range: 40C to +85C
23
With its high levels of integration and exceptional performance, the ADS1299 enables the creation of scalable medical instrumentation systems at significantly reduced size, power, and overall cost. The ADS1299 has a flexible input multiplexer per channel that can be independently connected to the internally-generated signals for test, temperature, and lead-off detection. Additionally, any configuration of input channels can be selected for derivation of the patient bias output signal. The ADS1299 operates at data rates from 250 SPS to 16 kSPS. Lead-off detection can be implemented internal to the device, either with an external pull-up or pull-down resistor or an excitation current sink or source. Multiple ADS1299 devices can be cascaded in high channel count systems in a daisy-chain configuration. The ADS1299 is offered in a TQFP-64 package specified from 40C to +85C.
REF Test Signals and Monitors
Reference
SPI
A1
ADC1
SPI
A2
ADC2
A3
ADC3
CLK
INPUTS
APPLICATIONS
Medical Instrumentation (EEG and ECG) Including: EEG, Bispectral index (BIS), Evoked audio potential (EAP), Sleep study monitor High-Precision, Simultaneous, Multichannel Signal Acquisition
A4 MUX
ADC4 Control
Oscillator
A5
ADC5
GPIO AND CONTROL
A6
ADC6
A7
ADC7
A8 To Channel
ADC8
DESCRIPTION
The ADS1299 is a low-noise, multichannel, simultaneous-sampling, 24-bit, delta-sigma () analog-to-digital converter (ADC) with a built-in programmable gain amplifier (PGA), internal reference, and an onboard oscillator. The ADS1299 incorporates all commonly-required features for electroencephalogram (EEG) applications.
PATIENT BIAS AND REFERENCE
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola. All other trademarks are the property of their respective owners.
Copyright 2012, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
ADS1299
SBAS499A JULY 2012 REVISED AUGUST 2012 www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
FAMILY AND ORDERING INFORMATION (1)

PRODUCT ADS1299IPAG (1) PACKAGE OPTION TQFP NUMBER OF CHANNELS 8 ADC RESOLUTION 24 MAXIMUM SAMPLE RATE (kSPS) 16 OPERATING TEMPERATURE RANGE 40C to +85C
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.
ABSOLUTE MAXIMUM RATINGS (1)

Over operating free-air temperature range, unless otherwise noted.
VALUE AVDD to AVSS DVDD to DGND AVSS to DGND VREF input to AVSS Analog input to AVSS Digital input voltage to DGND Digital output voltage to DGND Input current Momentary Continuous Operating range, TA Temperature Storage range, Tstg Maximum junction, TJ Electrostatic discharge (ESD) ratings (1) Human body model (HBM) JEDEC standard 22, test method A114-C.01, all pins Charged device model (CDM) JEDEC standard 22, test method C101, all pins 0.3 to +5.5 0.3 to +3.9 3 to +0.2 AVSS 0.3 to AVDD + 0.3 AVSS 0.3 to AVDD + 0.3 0.3 to DVDD + 0.3 0.3 to DVDD + 0.3 100 10 40 to +85 60 to +150 +150 1000 500 UNIT V V V V V V V mA mA C C C V V
Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
ADS1299
ELECTRICAL CHARACTERISTICS
Minimum and maximum specifications apply from 40C to +85C. Typical specifications are at +25C. All specifications are at DVDD = 3.3 V, AVDD AVSS = 5 V, VREF = 4.5 V, external fCLK = 2.048 MHz, data rate = 250 SPS, and gain = 12, unless otherwise noted.
ADS1299 PARAMETER ANALOG INPUTS Full-scale differential input voltage (AINP AINN) Input common-mode range Ci IIB Input capacitance Input bias current TA = +25C, input = 2.5 V TA = 40C to +85C, input = 2.5 V No lead-off DC input impedance PGA PERFORMANCE Gain settings BW Bandwidth 1, 2, 4, 6, 8, 12, 24 See Table 5 Current source lead-off detection (ILEADOFF = 6 nA) 1000 500 300 VREF / gain See the Input Common-Mode Range subsection of the PGA Settings and Input Range section 20 300 pF pA pA M M V TEST CONDITIONS MIN TYP MAX UNIT
ADC PERFORMANCE Resolution DR Data rate fCLK = 2.048 MHz 10 seconds of data, gain = 24 (1) 250 points, 1 second of data, gain = 24, TA = +25C 250 points, 1 second of data, gain = 24, TA = 40C to +85C All other sample rates and gain settings INL EO EG Integral nonlinearity Offset error Offset error drift Gain error Gain drift Gain match between channels CHANNEL PERFORMANCE (AC Performance) CMRR PSRR Common-mode rejection ratio Power-supply rejection ratio Crosstalk SNR THD Signal-to-noise ratio Total harmonic distortion fCM = 50 Hz and 60 Hz (2) fPS = 50 Hz and 60 Hz fIN = 50 Hz and 60 Hz VIN = 2 dBFs, fIN = 10-Hz input, gain = 12 VIN = 0.5 dBFs, fIN = 10 Hz 110 120 96 110 121 99 dB dB dB dB dB Excluding voltage reference error Excluding voltage reference drift Full-scale with gain = 12, best fit 24 250 16000 Bits SPS
CHANNEL PERFORMANCE (DC Performance) 1.0 1.0 1.0 See Noise Measurements section 8 60 80 0.1 3 0.2 0.5 ppm V nV/C % of FS ppm/C % of FS 1.35 1.6 VPP VPP VPP
Input-referred noise (0.01 Hz to 70 Hz)
(1) (2)
Noise data measured in a 10-second interval. Test not performed in production. Input-referred noise is calculated with the input shorted (without electrode resistance) over a 10-second interval. CMRR is measured with a common-mode signal of AVSS + 0.3 V to AVDD 0.3 V. The values indicated are the minimum of the eight channels.
ADS1299
ELECTRICAL CHARACTERISTICS (continued)

ADS1299 PARAMETER PATIENT BIAS AMPLIFIER Integrated noise GBP SR THD CMIR ISC Gain bandwidth product Slew rate Total harmonic distortion Common-mode input range Short-circuit current Quiescent power consumption LEAD-OFF DETECT Frequency Continuous One time or periodic ILEAD_OFF[1:0] = 00 Current ILEAD_OFF[1:0] = 01 ILEAD_OFF[1:0] = 10 ILEAD_OFF[1:0] = 11 Current accuracy Comparator threshold accuracy EXTERNAL REFERENCE VI(ref) VREFN VREFP Reference input voltage Negative input Positive input Input impedance INTERNAL REFERENCE VO Output voltage VREF accuracy Drift Start-up time SYSTEM MONITORS Reading error Analog supply Digital supply From power-up to DRDY low STANDBY mode Voltage Coefficient Signal frequency Test signal Signal voltage Accuracy See Register Map section for settings See Register Map section for settings
21
TEST CONDITIONS
MIN
TYP
MAX
UNIT
BW = 150 Hz 50 k || 10 pF load, gain = 1 50 k || 10 pF load, gain = 1 fIN = 10 Hz, gain = 1 AVSS + 0.3
2 100 0.07 80 AVDD 0.3 1.1 20
VRMS kHz V/s dB V mA A
0, fDR / 4 See Register Map section for settings 7.8, 31.2 6 24 6 24 20 30
Hz Hz nA nA A A % mV
5-V supply, VREF = (VREFP VREFN)
4.5 AVSS AVSS + 4.5 5.6
V V V k
4.5 0.2 TA = 40C to +85C 35 150
V % ppm ms
2 2 150 31.25 145 490 fCLK / 2 , fCLK / 2 1, 2 2

20
% % ms s mV V/C Hz mV %
Device wake up Temperature sensor reading
TA = +25C
ADS1299
ELECTRICAL CHARACTERISTICS (continued)

ADS1299 PARAMETER CLOCK Internal oscillator clock frequency Internal clock accuracy Internal oscillator start-up time Internal oscillator power consumption External clock input frequency DIGITAL INPUT/OUTPUT (DVDD = 1.8 V to 3.6 V) VIH VIL VOH VOL IIN Logic level, input voltage Logic level, output voltage Input current High Low High Low IOH = 500 A IOL = +500 A 0 V < VDigitalInput < DVDD 10 0.8 DVDD 0.1 0.9 DVDD 0.1 DVDD +10 DVDD + 0.1 0.2 DVDD V V V V A CLKSEL pin = 0 1.5 Nominal frequency TA = +25C 40C TA +85C 20 120 2.048 2.25 2.048 0.5 2.5 MHz % % s W MHz TEST CONDITIONS MIN TYP MAX UNIT
POWER-SUPPLY REQUIREMENTS Analog supply (AVDD AVSS) DVDD Digital supply AVDD DVDD SUPPLY CURRENT (Bias Turned Off) IAVDD IDVDD Normal mode AVDD AVSS = 5 V DVDD = 3.3 V DVDD = 1.8 V 7.14 1 0.5 mA mA mA 4.75 1.8 2.1 5 1.8 5.25 3.6 3.6 V V V
POWER DISSIPATION (Analog Supply = 5 V, Bias Amplifiers Turned Off) Normal mode Quiescent power dissipation Power-down Standby mode, internal reference Quiescent power dissipation, per channel TEMPERATURE Specified Temperature range Operating Storage 40 40 60 +85 +85 +150 C C C Normal mode 39 10 5.1 4.3 42 mW W mW mW
THERMAL INFORMATION
ADS1299 THERMAL METRIC JA JCtop JB JT JB JCbot (1) Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter Junction-to-case (bottom) thermal resistance
(1)
PAG 64 PINS 43.3 36.5 60.6 0.1 19.5 n/a
UNITS
C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback Product Folder Link(s): ADS1299
ADS1299
PARAMETRIC MEASUREMENT INFORMATION NOISE MEASUREMENTS

The ADS1299 noise performance can be optimized by adjusting the data rate and PGA setting. When averaging is increased by reducing the data rate, the noise drops correspondingly. Increasing the PGA value reduces the input-referred noise, which is particularly useful when measuring low-level biopotential signals. Table 1 to Table 4 summarize the ADS1299 noise performance with a 5-V analog power supply. The data are representative of typical noise performance at TA = +25C. The data shown are the result of averaging the readings from multiple devices and are measured with the inputs shorted together. A minimum of 1000 consecutive readings are used to calculate the RMS and peak-to-peak noise for each reading. For the lower data rates, the ratio is approximately 6.6. Table 1 shows measurements taken with an internal reference. The data are also representative of the ADS1299 noise performance when using a low-noise external reference such as the REF5025. Table 1. Input-Referred Noise (VRMS / VPP) in Normal Mode 5-V Analog Supply and 4.5-V Reference (1)
PGA GAIN = 1 DR BITS OF CONFIG1 REGISTER 000 001 010 011 100 101 110 111 OUTPUT DATA RATE (SPS) 16000 8000 4000 2000 1000 500 250 n/a 3-dB BANDWIDTH (Hz) 4193 2096 1048 524 262 131 65 n/a NOISEFREE BITS 15.85 17.50 18.18 18.68 19.18 19.68 20.18 PGA GAIN = 2 NOISEFREE BITS 15.85 17.43 18.11 18.60 19.10 19.60 20.10
VRMS 21.70 6.93 4.33 3.06 2.17 1.53 1.08
VPP 151.89 48.53 30.34 21.45 15.17 10.73 7.59
SNR (dB) 103.3 113.2 117.3 120.3 123.3 126.3 129.3
ENOB 17.16 18.81 19.49 19.99 20.49 20.99 21.48
VRMS 10.85 3.65 2.28 1.61 1.14 0.81 0.57
VPP 75.94 25.52 15.95 11.29 7.98 5.65 3.99
SNR (dB) 103.3 112.8 116.9 119.9 122.9 125.9 128.9
ENOB 17.16 18.74 19.41 19.91 20.41 20.91 21.41
(1)
At least 1000 consecutive readings were used to calculate the RMS and peak-to-peak noise values in this table.
Table 2. Input-Referred Noise (VRMS / VPP) in Normal Mode 5-V Analog Supply and 4.5-V Reference (1)
VRMS 5.60 1.98 1.24 0.88 0.62 0.44 0.31
VPP 39.23 13.87 8.66 6.13 4.34 3.07 2.16
SNR (dB) 103.0 112.1 116.1 119.2 122.2 125.2 128.2
ENOB 17.12 18.62 19.29 19.79 20.29 20.79 21.30
VRMS 3.87 1.31 0.93 0.66 0.46 0.33 0.23
VPP 27.10 9.19 6.50 4.60 3.25 2.30 1.62
SNR (dB) 102.7 112.1 115.1 118.1 121.1 124.1 127.2
ENOB 17.06 18.62 19.12 19.62 20.12 20.62 21.13
(1)
ADS1299
VRMS 3.05 1.11 0.79 0.56 0.39 0.28 0.20
VPP 21.32 7.80 5.52 3.90 2.76 1.95 1.38
SNR (dB) 102.3 111.0 114.0 117.1 120.1 123.1 126.1
ENOB 16.99 18.45 18.95 19.44 19.94 20.44 20.95
VRMS 2.27 0.92 0.65 0.46 0.32 0.23 0.16
VPP 15.89 6.41 4.53 3.20 2.26 1.61 1.13
SNR (dB) 101.3 109.2 112.2 115.2 118.3 121.2 124.3
ENOB 16.83 18.14 18.64 19.14 19.65 20.14 20.65
(1)
PGA GAIN = 24 DR BITS OF CONFIG1 REGISTER 000 001 010 011 100 101 110 111 OUTPUT DATA RATE (SPS) 16000 8000 4000 2000 1000 500 250 n/a 3-dB BANDWIDTH (Hz) 4193 2096 1048 524 262 131 65 n/a NOISEFREE BITS 14.98 16.04 16.54 17.04 17.54 18.04 18.54
VRMS 1.66 0.80 0.56 0.40 0.28 0.20 0.14
VPP 11.64 5.57 3.94 2.79 1.97 1.39 0.98
SNR (dB) 98.0 104.4 107.4 110.4 113.5 116.5 119.5
ENOB 16.28 17.35 17.84 18.35 18.85 19.35 19.85
(1)
ADS1299
TIMING CHARACTERISTICS
tCLK CLK tCSSC CS tSCLK SCLK 1 2 tDIST DIN tCSDOD Hi-Z DOUT tCSDOZ Hi-Z 3 tDIHD 8 tSPWH 1 tDOPD 2 tSDECODE tSPWL 3 tDOHD 8 tCSH tSCCS
NOTE: SPI settings are CPOL = 0 and CPHA = 1.
Figure 1. Serial Interface Timing

tDISCK2ST DAISY_IN SCLK 1 MSBD1 2 3 LSBD1 216 217 218 219 tDISCK2HT
DOUT
MSB
LSB
MSBD1
Figure 2. Daisy-Chain Interface Timing Timing Requirements For Figure 1 and Figure 2 (1)
2.7 V DVDD 3.6 V PARAMETER tCLK tCSSC tSCLK tSPWH, tDIST tDIHD tDOHD tDOPD tCSH tCSDOD tSCCS tSDECODE tCSDOZ tDISCK2ST tDISCK2HT (1)
L
1.8 V DVDD 2 V MIN 444 17 66.6 25 10 11 10 TYP MAX 666 UNIT ns ns ns ns ns ns ns 32 2 20 4 4 ns tCLKs ns tCLKs tCLKs 20 10 10 ns ns ns
DESCRIPTION Master clock period CS low to first SCLK, setup time SCLK period SCLK pulse width, high and low DIN valid to SCLK falling edge: setup time Valid DIN after SCLK falling edge: hold time SCLK falling edge to invalid DOUT: hold time SCLK rising edge to DOUT valid: setup time CS high pulse CS low to DOUT driven Eighth SCLK falling edge to CS high Command decode time CS high to DOUT Hi-Z Valid DAISY_IN to SCLK rising edge: setup time Valid DAISY_IN after SCLK rising edge: hold time
MIN 444 6 50 15 10 10 10
TYP
MAX 666
17 2 10 4 4 10 10 10
Specifications apply from 40C to +85C. Load on DOUT = 20 pF || 100 k.
ADS1299
PIN CONFIGURATION
PAG PACKAGE TQFP-64 (TOP VIEW)
64 RESERVED 63 BIASOUT 60 BIASREF 61 BIASINV 52 CLKSEL
54 AVDD1
62 BIASIN
55 VCAP3
53 AVSS1
51 DGND
49 DGND
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
50 DVDD
59 AVDD
56 AVDD
58 AVSS
57 AVSS
IN8N IN8P IN7N IN7P IN6N IN6P IN5N IN5P IN4N
1 2 3 4 5 6 7 8 9
DVDD DRDY GPIO4 GPIO3 GPIO2 DOUT GPIO1 DAISY_IN SCLK CS START CLK RESET PWDN DIN DGND
IN4P 10 IN3N 11 IN3P 12 IN2N 13 IN2P 14 IN1N 15 IN1P 16
SRB1 17
SRB2 18
AVDD 19
AVSS 20
AVDD 21
AVDD 22
AVSS 23
VREFP 24
VREFN 25
VCAP4 26
NC 27
VCAP1 28
NC 29
VCAP2 30
RESV1 31
PIN ASSIGNMENTS
NAME AVDD AVDD AVDD1 AVSS AVSS AVSS1 BIASIN BIASINV BIASOUT BIASREF CS CLK CLKSEL DAISY_IN DGND DIN DOUT DRDY TERMINAL 19, 21, 22, 56 59 54 20, 23, 32, 57 58 53 62 61 63 60 39 37 52 41 33, 49, 51 34 43 47 FUNCTION Supply Supply Supply Supply Supply Supply Analog input Analog input/output Analog output Analog input Digital input Digital input Digital input Digital input Supply Digital input Digital output Digital output DESCRIPTION Analog supply Charge pump analog supply Analog supply Analog ground Charge pump analog ground Analog ground Bias drive input to MUX Bias drive inverting input Bias drive output Bias drive noninverting input SPI chip select; active low Master clock input Master clock select Daisy-chain input Digital ground SPI data in SPI data out Data ready; active low
AVSS 32
ADS1299
PIN ASSIGNMENTS (continued)

NAME DVDD GPIO1 GPIO2 GPIO3 GPIO4 IN1N (1) IN1P IN2N IN2P IN3N IN3P IN4N IN4P IN5N IN5P IN6N IN6P IN7N IN7P IN8N IN8P NC Reserved RESET RESV1 SCLK SRB1 SRB2 START PWDN VCAP1 VCAP2 VCAP3 VCAP4 VREFN VREFP TERMINAL 48, 50 42 44 45 46 15 16 13 14 11 12 9 10 7 8 5 6 3 4 1 2 27, 29 64 36 31 40 17 18 38 35 28 30 55 26 25 24 FUNCTION Supply Digital input/output Digital input/output Digital input/output Digital input/output Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog input Analog output Digital input Digital input Digital input Analog input/output Analog input/output Digital input Digital input Analog Analog output Analog input Analog input/output DESCRIPTION Digital power supply General-purpose input/output pin General-purpose input/output pin GPIO3 in normal mode GPIO4 in normal mode Differential analog negative input 1 Differential analog positive input 1 Differential analog negative input 2 Differential analog positive input 2 Differential analog negative input 3 Differential analog positive input 3 Differential analog negative input 4 Differential analog positive input 4 Differential analog negative input 5 Differential analog positive input 5 Differential analog negative input 6 Differential analog positive input 6 Differential analog negative input 7 Differential analog positive input 7 Differential analog negative input 8 Differential analog positive input 8 No connection Leave as open circuit System reset; active low Reserved for future use. Must tie to logic low (DGND) SPI clock Patient stimulus, reference, and bias signal 1 Patient stimulus, reference, and bias signal 2 Start conversion Power-down; active low Analog bypass capacitor Analog bypass capacitor Analog bypass capacitor Analog bypass capacitor Negative reference voltage Positive reference voltage
(1)
Connect unused analog inputs IN1x to IN8x to AVDD.
10
ADS1299
TYPICAL CHARACTERISTICS
All plots are at TA = +25C, AVDD = 5 V, AVSS = 0 V, DVDD = 3.3 V, internal VREFP = 4.5 V, VREFN = AVSS, external clock = 2.048 MHz, data rate = 250 SPS, and gain = 12, unless otherwise noted.
INPUT-REFERRED NOISE
0.5 0.4 InputReferred Noise (V) 0.3 0.2
Occurences 600 500 400 300 200 100 800
NOISE HISTOGRAM
Gain = 24
700 Gain = 24
0.1 0 0.1 0.2 0.3 0.4 0.5 1 2 3 4 5 6 Time (s) 7 8 9 10

G003
0 0.5 0.4 0.3 0.2 0.1 0.1 0.2 0.3 0.4 0.5
G004
InputReferred Noise (V)
Figure 3. COMMON-MODE REJECTION RATIO vs FREQUENCY

100 105 110 CMRR (dB) 115 120 125 130 135 10 100 Frequency (Hz) Gain = 1 Gain = 2 Gain = 4 Gain = 6 Gain = 8 Gain = 12 Gain = 24 1000
G005
Figure 4. LEAKAGE CURRENT vs INPUT VOLTAGE

400 Input Leakage Current (pA) 350 300 250 200 150 100 50 0 0 0.5 1 1.5 2 2.5 3 3.5 Input Voltage (V) 4 4.5 5
G006
Data Rate = 4 kSPS AIN = AVDD 0.3 V to AVSS + 0.3 V
Data Rate = 250 SPS to 8 kSPS Data Rate = 16 kSPS
Figure 5. LEAKAGE CURRENT vs TEMPERATURE

200 175 Leakage Current (pA) 150 125 100 75 50 25 0 40 30 20 10 0 Input Voltage = 2.5 V Data Rate = 250 SPS to 8 kSPS 10 20 30 40 50 60 70 80 90 Temperature (C) G007 PowerSupply Rejection Ratio (dB) 120 115 110 105 100 95 90 85 80 10 G=1 G=2 G=4
Figure 6. PSRR vs FREQUENCY

G=6 G=8 G = 12 G = 24
100 Frequency (Hz)
1000
G008
Figure 7.
Figure 8.
11
ADS1299
TYPICAL CHARACTERISTICS (continued)

THD vs FREQUENCY
60 Total Harmonic Distortion (dB) 65 70 75 80 85 90 95 100 105 10 100 Frequency (Hz) 1000
G009
INL vs PGA GAIN

12 10 Integral Nonlinearity (ppm) 8 6 4 2 0 2 4 6 8 10 1 0.8 0.6 0.4 0.2 0 0.2 0.4 0.6 Input (Normalized to Full-Scale) 0.8 1
G010
Gain = 1 Gain = 2 Gain = 4 Gain = 6 Gain = 8 Gain = 12 Gain = 24
Data Rate = 8 kSPS AIN = 0.5 dBFS
Gain = 1 Gain = 2 Gain = 4 Gain = 6 Gain = 8 Gain = 12 Gain = 24
Figure 9.
Figure 10. THD FFT PLOT (60-Hz Signal)

0 20 40 Amplitude (dBFS) 60 80 100 120 140 160 0.8 1
G011
INL vs TEMPERATURE
8 6 Integral Nonlinearity (ppm) 4 2 0 2 4 6 8 10 1 +25C 40C +85C 0.8 0.6 0.4 0.2 0 0.2 0.4 0.6 Input Range (Normalized to FullScale) Gain = 12
PGA Gain = 12 THD = 99 dB SNR = 120 dB Data Rate = 500 SPS
180
50
100 150 Frequency (Hz)
200
250
G012
Figure 11. FFT PLOT (60-Hz Signal)

0 20 40 Amplitude (dBFS) 60 80 100 120 140 100 160 180 0 2000 4000 Frequency (Hz) 6000 8000
G013
Figure 12. OFFSET vs PGA GAIN (Absolute Value)

600 PGA Gain = 12 THD = 94 dB SNR = 101 dB Data Rate = 16 kSPS Offset (V) 500 400 300 200
1 PGA Gain
10
30
G014
Figure 13.
Figure 14.
12
ADS1299
TYPICAL CHARACTERISTICS (continued)

TEST SIGNAL AMPLITUDE ACCURACY
70 Data From 31 Devices, Two Lots 60
70 60
LEAD-OFF COMPARATOR THRESHOLD ACCURACY

80 Data From 31 Devices, Two Lots
Number of Bins
Number of Bins
50 40 30 20 10 0
50 40 30 20 10 0
-15
-10
10
15
20
25
30
-0.29
-0.18
-0.53
-0.41
-0.06
0.06
0.18
0.42
0.54
0.66
-20
0.3
Error (%)
Threshold Error (mV)

G015
35
G016
Figure 15.
Figure 16.
LEAD-OFF CURRENT SOURCE ACCURACY DISTRIBUTION

350 Current Setting = 24 nA 300 Number of Bins 250 200 150 100 50 0 3.5 2.5 1.5 0.5 0.5 1.5 2.5
G017
Error in Current Magnitude (nA)
Figure 17.
13
ADS1299
OVERVIEW
The ADS1299 is a low-noise, low-power, multichannel, simultaneously-sampling, 24-bit, delta-sigma () analogto-digital converter (ADC) with an integrated programmable gain amplifier (PGA). This device integrates various EEG-specific functions that makes it well-suited for scalable electroencephalography (EEG) applications. The device can also be used in high-performance, multichannel, data acquisition systems by powering down the EEG-specific circuitry. The ADS1299 has a highly-programmable multiplexer that allows for temperature, supply, input short, and bias measurements. Additionally, the multiplexer allows any input electrodes to be programmed as the patient reference drive. The PGA gain can be chosen from one of seven settings (1, 2, 4, 6, 8, 12, and 24). The ADCs in the device offer data rates from 250 SPS to 16 kSPS. Communication to the device is accomplished using an SPI-compatible interface. The device provides four general-purpose input/output (GPIO) pins for general use. Multiple devices can be synchronized using the START pin. The internal reference can be programmed to 4.5 V. The internal oscillator generates a 2.048-MHz clock. The versatile patient bias drive block allows the average of any electrode combination to be chosen in order to generate the patient drive signal. Lead-off detection can be accomplished by using a current source or sink. A one-time, in-band, lead-off option and a continuous, out-of-band, internal lead-off option are available. Refer to Figure 18 for a block diagram.
14
ADS1299
AVDD AVDD1
VREFP VREFN
DVDD
Test Signal Lead-Off Excitation Source
Temperature Sensor Input Reference Power-Supply Signal
IN1P
Low-Noise PGA1
DRDY
DS ADC1
SPI
IN1N
IN2P
Low-Noise PGA2
CS SCLK DIN DOUT
DS ADC2
IN2N
IN3P
Low-Noise PGA3
DS ADC3
IN3N CLKSEL IN4P

Low-Noise PGA4
DS ADC4
Oscillator
CLK
IN4N
MUX
Control
Low-Noise PGA5
IN5P
GPIO1 GPIO4 GPIO3 GPIO2
DS ADC5
IN5N
IN6P
Low-Noise PGA6
DS ADC6
IN6N
PWDN
IN7P
Low-Noise PGA7
DS ADC7
IN7N
RESET
IN8P
Low-Noise PGA8
START
DS ADC8
IN8N
BIAS Amplifier
BIASIN
SRB2
SRB1
AVSS AVSS1
BIAS BIAS REF OUT
BIAS INV
DGND
Figure 18. Functional Block Diagram
15
ADS1299
THEORY OF OPERATION
This section contains details of the ADS1299 internal functional elements. The analog blocks are discussed first, followed by the digital interface. Blocks implementing EEG-specific functions are covered at the end of this document. Throughout this document, fCLK denotes the CLK pin signal frequency, tCLK denotes the CLK pin signal period, fDR denotes the output data rate, tDR denotes the output data time period, and fMOD denotes the frequency at which the modulator samples the input.
INPUT MULTIPLEXER
The ADS1299 input multiplexers are very flexible and provide many configurable signal-switching options. Figure 19 shows the multiplexer on a single channel of the device. Note that the device has eight such blocks, one for each channel. SRB1, SRB2, and BIASIN are common to all eight blocks. VINP and VINN are separate for each of the eight blocks. This flexibility allows for significant device and sub-system diagnostics, calibration, and configuration. Switch setting selections for each channel are made by writing the appropriate values to the CHnSET[3:0] register (see the CHnSET: Individual Channel Settings section for details) by writing the BIAS_MEAS bit in the CONFIG3 register and the SRB1 bit in the MISC1 register (see the CONFIG3: Configuration Register 3 subsection of the Register Map section for details). Refer to the Input Multiplexer subsection of the EEG-Specifc Functions section for further information regarding the EEG-specific features of the multiplexer.
To Ne"# $%&''e() INT_TEST TESTP MUX[2:0] = 101 TempP MVDDP From LOFFP VINP $*"SET+,- . / MUX[2:0] =111 VINN From LoffN
(AVDD+AVSS) 2
To Ne"# $%&''e()
Device MUX
MUX[2:0] =100 MUX[2:0] =011
MAIN(1) MUX[2:0] =110 MUX[2:0] = 010 AND BIAS_MEAS MUX[2:0] =001
To PGAP
(VREFP + VREFN) 2
MAIN(1) AND SRB1
MUX[2:0] =001 To PGAN MAIN(1) AND SRB1
BIASREF_INT=1 BIASREF_INT=0 MUX[2:0] = 011 MUX[2:0] = 100 MUX[2:0] = 101 INT_TEST
MUX[2:0] = 010 AND BIAS_MEAS
MVDDN TempN
TESTM SR /
SR 2
IAS!IN
IASREF
(1) MAIN is equal to either MUX[2:0] = 000, MUX[2:0] = 110, or MUX[2:0] = 111.
Figure 19. Input Multiplexer Block for One Channel
16
ADS1299
Device Noise Measurements Setting CHnSET[2:0] = 001 sets the common-mode voltage of [(VREFP + VREFN) / 2] to both channel inputs. This setting can be used to test inherent device noise in the user system. Test Signals (TestP and TestN) Setting CHnSET[2:0] = 101 provides internally-generated test signals for use in sub-system verification at powerup. This functionality allows the device internal signal chain to be tested out. Test signals are controlled through register settings (see the CONFIG2: Configuration Register 2 subsection in the Register Map section for details). TEST_AMP controls the signal amplitude and TEST_FREQ controls switching at the required frequency. Temperature Sensor (TempP, TempN) The ADS1299 contains an on-chip temperature sensor. This sensor uses two internal diodes with one diode having a current density 16x that of the other, as shown in Figure 20. The difference in diode current densities yields a voltage difference proportional to absolute temperature. As a result of the low thermal resistance of the package to the printed circuit board (PCB), the internal device temperature tracks PCB temperature closely. Note that self-heating of the ADS1299 causes a higher reading than the temperature of the surrounding PCB. The scale factor of Equation 1 converts the temperature reading to degrees Celsius. Before using this equation, the temperature reading code must first be scaled to microvolts.
Temperature (C) =
Temperature Reading (mV) - 145,300 mV 490 mV/C

Temperature Sensor Monitor AVDD
+ 25C
(1)
1x
2x To MUX TempP To MUX TempN
8x
1x
AVSS
Figure 20. Temperature Sensor Measurement in the Input Supply Measurements (MVDDP, MVDDN) Setting CHnSET[2:0] = 011 sets the channel inputs to different supply voltages of the device. For channels 1, 2, 5, 6, 7, and 8, (MVDDP MVDDN) is [0.5 (AVDD + AVSS)]; for channels 3 and 4, (MVDDP MVDDN) is DVDD / 4. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'. Lead-Off Excitation Signals (LoffP, LoffN) The lead-off excitation signals are fed into the multiplexer before the switches. The comparators that detect the lead-off condition are also connected to the multiplexer block before the switches. For a detailed description of the lead-off block, refer to the Lead-Off Detection subsection in the EEG-Specific Functions section.
17
ADS1299
Auxiliary Single-Ended Input The BIASIN pin is primarily used for routing the bias signal to any electrodes in case the bias electrode falls off. However, the BIASIN pin can be used as a multiple single-ended input channel. The signal at the BIASIN pin can be measured with respect to the voltage at the BIASREF pin using any of the eight channels. This measurement is done by setting the channel multiplexer setting to '010' and the BIAS_MEAS bit of the CONFIG3 register to '1'.
ANALOG INPUT
The ADS1299 analog input is fully differential. Assuming PGA = 1, the input (INP INN) can span between VREF to +VREF. Refer to Table 7 for an explanation of the correlation between the analog input and digital codes. There are two general methods of driving the ADS1299 analog input: single-ended or differential (as shown in Figure 21 and Figure 22, respectively). Note that INP and INN are 180C out-of-phase in the differential input method. When the input is single-ended, the INN input is held at the common-mode voltage, preferably at midsupply. The INP input swings around the same common voltage and the peak-to-peak amplitude is (commonmode + 1/2 VREF) and (common-mode 1/2 VREF). When the input is differential, the common-mode is given by [(INP + INN) / 2]. Both INP and INN inputs swing from (common-mode + 1/2 VREF) to (common-mode 1/2 VREF). For optimal performance, the ADS1299 is recommended to be used in a differential configuration.
-1/2 VREF to +1/2 VREF Common Voltage
Device Common Voltage Single-Ended Input
VREF peak-to-peak Device VREF peak-to-peak Differential Input
Figure 21. Methods of Driving the ADS1299: Single-Ended or Differential

CM + 1/2 VREF +1/2 VREF CM Voltage -1/2 VREF CM - 1/2 VREF Single-Ended Inputs INP CM + 1/2 VREF CM Voltage CM - 1/2 VREF INN -VREF t Differential Inputs Common-Mode Voltage (Differential Mode) = (INP) + (INN) , Common-Mode Voltage (Single-Ended Mode) = INN. 2 Input Range (Differential Mode) = (AINP - AINN) = VREF - (-VREF) = 2 VREF. +VREF INN = CM Voltage t INP
Figure 22. Using the ADS1299 in Single-Ended and Differential Input Modes
18
ADS1299
PGA SETTINGS AND INPUT RANGE

The low-noise PGA is a differential input and output amplifier, as shown in Figure 23. The PGA has seven gain settings (1, 2, 4, 6, 8, 12, and 24) that can be set by writing to the CHnSET register (see the CHnSET: Individual Channel Settings subsection of the Register Map section for details). The ADS1299 has CMOS inputs and therefore has negligible current noise. Table 5 shows the typical bandwidth values for various gain settings. Note that Table 5 shows small-signal bandwidth. For large signals, performance is limited by PGA slew rate.
From MuxP
Low-Noise PgaP
R2 18.15 kW R1 3.3 kW (for Gain = 12) R2 18.15 kW To ADC
Low-Noise PgaN
From MuxN
Figure 23. PGA Implementation Table 5. PGA Gain versus Bandwidth

GAIN 1 2 4 6 8 12 24 NOMINAL BANDWIDTH AT ROOM TEMPERATURE (kHz) 662 332 165 110 83 55 27
The PGA resistor string that implements the gain has 39.6 k of resistance for a gain of 12. This resistance provides a current path across the PGA outputs in the presence of a differential input signal. This current is in addition to the quiescent current specified for the device in the presence of a differential signal at the input.
19
ADS1299
Input Common-Mode Range The usable input common-mode range of the front-end depends on various parameters, including the maximum differential input signal, supply voltage, PGA gain, and so forth. This range is described in Equation 2:
AVDD - 0.2 Gain VMAX_DIFF 2 > CM > AVSS + 0.2 + Gain VMAX_DIFF 2
where: VMAX_DIFF = maximum differential signal at the PGA input CM = common-mode range For example: If VDD = 5 V, gain = 12, and VMAX_DIFF = 350 mV Then 2.3 V < CM < 2.7 V Input Differential Dynamic Range The differential (INP INN) signal range depends on the analog supply and reference used in the system. This range is shown in Equation 3. VREF VREF 2 VREF Max (INP - INN) < ; Full-Scale Range = = Gain Gain Gain (3) The 5-V supply, with a reference of 4.5 V and a gain of 12 for EEGs, is optimized for power with a differential input signal of approximately 300 mV. ADC Modulator Each ADS1299 channel has a 24-bit, ADC. This converter uses a second-order modulator optimized for lownoise applications. The modulator samples the input signal at the rate of (fMOD = fCLK / 2). As in the case of any modulator, the ADS1299 noise is shaped until fMOD / 2, as shown in Figure 24. The on-chip digital decimation filters explained in the next section can be used to filter out the noise at higher frequencies. These on-chip decimation filters also provide antialias filtering. This converter feature drastically reduces the complexity of the analog antialiasing filters typically required with nyquist ADCs.
0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 160 0.001
(2)
Power Spectral Density (dB)
0.01 0.1 Normalized Frequency (fIN/fMOD)
1
G001
Figure 24. Modulator Noise Spectrum Up To 0.5 fMOD
20
ADS1299
DIGITAL DECIMATION FILTER

The digital filter receives the modulator output and decimates the data stream. By adjusting the amount of filtering, tradeoffs can be made between resolution and data rate: filter more for higher resolution, filter less for higher data rates. Higher data rates are typically used in EEG applications for ac lead-off detection. The digital filter on each channel consists of a third-order sinc filter. The sinc filter decimation ratio can be adjusted by the DR bits in the CONFIG1 register (see the Register Map section for details). This setting is a global setting that affects all channels and, therefore, all channels operate at the same data rate in a device. Sinc Filter Stage (sinx / x) The sinc filter is a variable decimation rate, third-order, low-pass filter. Data are supplied to this section of the filter from the modulator at the rate of fMOD. The sinc filter attenuates the modulator high-frequency noise, then decimates the data stream into parallel data. The decimation rate affects the overall converter data rate. Equation 4 shows the scaled Z-domain transfer function of the sinc filter.
H(z) = 1 - Z- N 1 - Z- 1
3 3
(4)
The frequency domain transfer function of the sinc filter is shown in Equation 5.
sin H(f) = N sin Npf fMOD pf fMOD
where: N = decimation ratio
(5)
21
ADS1299
The sinc filter has notches (or zeroes) that occur at the output data rate and multiples thereof. At these frequencies, the filter has infinite attenuation. Figure 25 shows the sinc filter frequency response and Figure 26 shows the sinc filter roll-off. With a step change at input, the filter takes 3 tDR to settle. After a rising edge of the START signal, the filter takes tSETTLE time to give the first data output. The settling time of the filters at various data rates are discussed in the START subsection of the SPI Interface section. Figure 27 and Figure 28 show the filter transfer function until fMOD / 2 and fMOD / 16, respectively, at different data rates. Figure 29 shows the transfer function extended until 4 fMOD. The ADS1299 pass band repeats itself at every fMOD. The input R-C antialiasing filters in the system should be chosen such that any interference in frequencies around multiples of fMOD are attenuated sufficiently.
0 -20 -40
0 -0.5 -1
Gain (dB)
-60 -80 -100 -120 -140 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 Normalized Frequency (fIN / fDR)
Gain (dB)
-1.5 -2 -2.5 -3 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 Normalized Frequency (fIN / fDR)
Figure 25. Sinc Filter Frequency Response

0 20 40 Gain (dB) 60 80 100 120 140 160 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 Normalized Frequency (fIN/fMOD) G027 DR[2:0] = 000 DR[2:0] = 001 DR[2:0] = 010 DR[2:0] = 011 DR[2:0] = 100 DR[2:0] = 101 DR[2:0] = 110 0 20 40 Gain (dB) 60 80 100 120 140
Figure 26. Sinc Filter Roll-Off
DR[2:0] = 000 DR[2:0] = 001 DR[2:0] = 010 DR[2:0] = 011
DR[2:0] = 100 DR[2:0] = 101 DR[2:0] = 110
0.01
0.02 0.03 0.04 0.05 Normalized Frequency (fIN/fMOD)
0.06
0.07
G028
Figure 27. Transfer Function of On-Chip Decimation Filters Until fMOD / 2
Figure 28. Transfer Function of On-Chip Decimation Filters Until fMOD / 16
22
ADS1299
www.ti.com 0 20 40 Gain (dB) 60 80 100 120 140 SBAS499A JULY 2012 REVISED AUGUST 2012
0.5
1 1.5 2 2.5 3 Normalized Frequency (fIN/fMOD)
3.5
4
G029
Figure 29. Transfer Function of On-Chip Decimation Filters Until 4 fMOD for DR[2:0] = 000 and DR[2:0] = 110
REFERENCE
Figure 30 shows a simplified block diagram of the ADS1299 internal reference. The 4.5-V reference voltage is generated with respect to AVSS. When using the internal voltage reference, connect VREFN to AVSS.
100 mF
VCAP1 R1 Bandgap
(1)
4.5 V
(1)
VREFP
R3
10 mF R2
(1)
VREFN
AVSS To ADC Reference Inputs
(1) For VREF = 4.5 V: R1 = 9.8 k, R2 = 13.4 k, and R3 = 36.85 k.
Figure 30. Internal Reference The external band-limiting capacitors determine the amount of reference noise contribution. For high-end EEG systems, the capacitor values should be chosen such that the bandwidth is limited to less than 10 Hz so that the reference noise does not dominate system noise. Alternatively, the internal reference buffer can be powered down and VREFP can be applied externally. Figure 31 shows a typical external reference drive circuitry. Power-down is controlled by the PD_REFBUF bit in the CONFIG3 register. This power-down is also used to share internal references when two devices are cascaded. By default, the device wakes up in external reference mode.
23
ADS1299
100 kW 10 pF +5 V 0.1 mF 100 W 100 W +5 V VIN OUT 22 mF 22 mF 100 mF OPA211 10 mF 0.1 mF To VREFP Pin
REF5025 TRIM
Figure 31. External Reference Driver
24
ADS1299
CLOCK
The ADS1299 provides two methods for device clocking: internal and external. Internal clocking is ideally suited for low-power, battery-powered systems. The internal oscillator is trimmed for accuracy at room temperature. Accuracy varies over the specified temperature range; see the Electrical Characteristics. Clock selection is controlled by the CLKSEL pin and the CLK_EN register bit. The CLKSEL pin selects either the internal or external clock. The CLK_EN bit in the CONFIG1 register enables and disables the oscillator clock to be output in the CLK pin. A truth table for these two pins is shown in Table 6. The CLK_EN bit is useful when multiple devices are used in a daisy-chain configuration. During power-down, the external clock is recommended be shut down to save power. Table 6. CLKSEL Pin and CLK_EN Bit
CLKSEL PIN 0 1 1 CONFIG1.CLK_EN BIT X 0 1 CLOCK SOURCE External clock Internal clock oscillator Internal clock oscillator CLK PIN STATUS Input: external clock 3-state Output: internal clock oscillator
DATA FORMAT
The ADS1299 outputs 24 bits of data per channel in binary twos complement format, MSB first. The LSB has a weight of [VREF / (223 1)]. A positive full-scale input produces an output code of 7FFFFFh and the negative fullscale input produces an output code of 800000h. The output clips at these codes for signals exceeding full-scale. Table 7 summarizes the ideal output codes for different input signals. All 24 bits toggle when the analog input is at positive or negative full-scale. Table 7. Ideal Output Code versus Input Signal (1)
INPUT SIGNAL, VIN (AINP AINN) VREF +VREF / (223 1) 0 VREF / (2
23
IDEAL OUTPUT CODE (2) 7FFFFFh 000001h 000000h FFFFFFh 800000h
1)
VREF (223 / 223 1) (1) (2)
Only valid for 24-bit resolution data rates. Excludes effects of noise, linearity, offset, and gain error.
25
ADS1299
SPI INTERFACE
The SPI-compatible serial interface consists of four signals: CS, SCLK, DIN, and DOUT. The interface reads conversion data, reads and writes registers, and controls ADS1299 operation. The DRDY output is used as a status signal to indicate when data are ready. DRDY goes low when new data are available. Chip Select (CS) Chip select (CS) selects the ADS1299 for SPI communication. CS must remain low for the entire serial communication duration. After the serial communication is finished, always wait four or more tCLK cycles before taking CS high. When CS is taken high, the serial interface is reset, SCLK and DIN are ignored, and DOUT enters a high-impedance state. DRDY asserts when data conversion is complete, regardless of whether CS is high or low. Serial Clock (SCLK) SCLK is the serial peripheral interface (SPI) serial clock. SCLK shifts in commands and shifts out data from the device. SCLK features a Schmitt-triggered input and clocks data on the DIN and DOUT pins into and out of the ADS1299. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally forcing a clock event. The absolute maximum SCLK limit is specified in the Serial Interface Timing table. When shifting in commands with SCLK, make sure that the entire set of SCLKs is issued to the device. Failure to do so can result in the device serial interface being placed into an unknown state, thus requiring CS to be taken high to recover. For a single device, the minimum speed required for SCLK depends on the number of channels, number of bits of resolution, and output data rate. (For multiple cascaded devices, see the Standard Mode subsection of the Multiple Device Configuration section.) For example, if the ADS1299 is used in a 500-SPS mode (8 channels, 24-bit resolution), the minimum SCLK speed is 110 kHz. Data retrieval can be accomplished either by placing the device in RDATAC mode or by issuing an RDATA command for data on demand. The SCLK rate limitation in Equation 6 applies to RDATAC. For the RDATA command, the limitation applies if data must be read in between two consecutive DRDY signals. Equation 6 assumes that there are no other commands issued in between data captures. tDR - 4 tCLK tSCLK < NBITS NCHANNELS + 24 (6) Data Input (DIN) The data input pin (DIN) is used along with SCLK to communicate with the ADS1299 (opcode commands and register data). The device latches data on DIN on the SCLK falling edge.
26
ADS1299
Data Output (DOUT) The data output pin (DOUT) is used with SCLK to read conversion and register data from the ADS1299. Data on DOUT are shifted out on the SCLK rising edge. DOUT goes to a high-impedance state when CS is high. In read data continuous mode (see the SPI Command Definitions section for more details), the DOUT output line also indicates when new data are available. This feature can be used to minimize the number of connections between the device and system controller. Figure 32 shows the ADS1299 data output protocol.
DRDY CS SCLK 216 SCLKs DOUT STAT 24-Bit DIN CH1 24-Bit CH2 24-Bit CH3 24-Bit CH4 24-Bit CH5 24-Bit CH6 24-Bit CH7 24-Bit CH8 24-Bit
Figure 32. SPI Bus Data Output Data Retrieval Data retrieval can be accomplished in one of two methods. The read data continuous command (see the RDATAC: Read Data Continuous section) can be used to set the device in a mode to read data continuously without sending opcodes. The read data command (see the RDATA: Read Data section) can be used to read just one data output from the device (see the SPI Command Definitions section for more details). Conversion data are read by shifting data out on DOUT. The MSB of the data on DOUT is clocked out on the first SCLK rising edge. DRDY returns to high on the first SCLK falling edge. DIN should remain low for the entire read operation. The number of bits in the data output depends on the number of channels and the number of bits per channel. For the ADS1299, the number of data outputs is [(24 status bits + 24 bits 8 channels) = 216 bits]. The format of the 24 status bits is: (1100 + LOFF_STATP + LOFF_STATN + bits[4:7] of the GPIO register). The data format for each channel data are twos complement and MSB first. When channels are powered down using the user register setting, the corresponding channel output is set to '0'. However, the channel output sequence remains the same. The ADS1299 also provides a multiple readback feature. Data can be read out multiple times by simply giving more SCLKs, in which case the MSB data byte repeats after reading the last byte. The DAISY_EN bit in the CONFIG1 register must be set to '1' for multiple readbacks. Data Ready (DRDY) DRDY is an output. When DRDY transitions low, new conversion data are ready. The CS signal has no effect on the data ready signal. DRDY behavior is determined by whether the device is in RDATAC mode or the RDATA command is used to read data on demand. (See the RDATAC: Read Data Continuous and RDATA: Read Data subsections of the SPI Command Definitions section for further details). When reading data with the RDATA command, the read operation can overlap the next DRDY occurrence without data corruption. The START pin or the START command places the device either in normal data capture mode or pulse data capture mode.
27
ADS1299
Figure 33 shows the relationship between DRDY, DOUT, and SCLK during data retrieval (in case of an ADS1299 with a selected data rate that gives 24-bit resolution). DOUT is latched out at the SCLK rising edge. DRDY is pulled high at the SCLK falling edge. Note that DRDY goes high on the first SCLK falling edge, regardless of whether data are being retrieved from the device or a command is being sent through the DIN pin.
DRDY
DOUT
Bit 215
Bit 214
Bit 213
SCLK
Figure 33. DRDY with Data Retrieval (CS = 0) GPIO The ADS1299 has a total of four general-purpose digital I/O (GPIO) pins available in normal mode of operation. The digital I/O pins are individually configurable as either inputs or outputs through the GPIOC bits register. The GPIOD bits in the GPIO register control the pin level. When reading the GPIOD bits, the data returned are the logic level of the pins, whether they are programmed as inputs or outputs. When the GPIO pin is configured as an input, a write to the corresponding GPIOD bit has no effect. When configured as an output, a write to the GPIOD bit sets the output value. If configured as inputs, these pins must be driven (do not float). The GPIO pins are set as inputs after power-on or after a reset. Figure 34 shows the GPIO port structure. The pins should be shorted to DGND if not used.
GPIO Data (read) GPIO Pin GPIO Data (write)
GPIO Control
Figure 34. GPIO Port Pin Power-Down (PWDN) When PWDN is pulled low, all on-chip circuitry is powered down. To exit power-down mode, take the PWDN pin high. Upon exiting from power-down mode, the internal oscillator and the reference require time to wake up. During power-down, the external clock is recommended to be shut down to save power.
28
ADS1299
Reset (RESET) There are two methods to reset the ADS1299: pull the RESET pin low, or send the RESET opcode command. When using the RESET pin, take the pin low to force a reset. Make sure to follow the minimum pulse width timing specifications before taking the RESET pin back high. The RESET command takes effect on the eighth SCLK falling edge of the opcode command. On reset, 18 tCLK cycles are required to complete initialization of the configuration registers to default states and start the conversion cycle. Note that an internal RESET is automatically issued to the digital filter whenever the CONFIG1 register is set to a new value with a WREG command. START The START pin must be set high or the START command sent to begin conversions. When START is low or if the START command has not been sent, the device does not issue a DRDY signal (conversions are halted). When using the START opcode to control conversions, hold the START pin low. The ADS1299 features two modes to control conversions: continuous mode and single-shot mode. The mode is selected by SINGLE_SHOT (bit 3 of the CONFIG4 register). In multiple device configurations, the START pin is used to synchronize devices (see the Multiple Device Configuration subsection of the SPI Interface section for more details). Settling Time The settling time (tSETTLE) is the time required for the converter to output fully-settled data when the START signal is pulled high. When START is pulled high, DRDY is also pulled high. The next DRDY falling edge indicates that data are ready. Figure 35 shows the timing diagram and Table 8 shows the settling time for different data rates. The settling time depends on fCLK and the decimation ratio (controlled by the DR[2:0] bits in the CONFIG1 register). Table 7 shows the settling time as a function of tCLK. Note that when START is held high and there is a step change in the input signal, 3 tDR is required for the filter to settle to the new value. Settled data are available on the fourth DRDY pulse.
START Pin or DIN START Opcode tDR tSETTLE
DRDY
4 / fCLK
Figure 35. Settling Time Table 8. Settling Time for Different Data Rates
DR[2:0] 000 001 010 011 100 101 110 NORMAL MODE 521 1033 2057 4105 8201 16393 32777 UNIT tCLK tCLK tCLK tCLK tCLK tCLK tCLK
29
ADS1299
Continuous Mode Conversions begin when the START pin is taken high or when the START opcode command is sent. As seen in Figure 36, the DRDY output goes high when conversions are started and goes low when data are ready. Conversions continue indefinitely until the START pin is taken low or the STOP opcode command is transmitted. When the START pin is pulled low or the stop command is issued, the conversion in progress is allowed to complete. Figure 37 and Table 9 show the required DRDY timing to the START pin and the START and STOP opcode commands when controlling conversions in this mode. To keep the converter running continuously, the START pin can be permanently tied high. Note that when switching from pulse mode to continuous mode, the START signal is pulsed or a STOP command must be issued followed by a START command. This conversion mode is ideal for applications that require a fixed continuous stream of conversions results.
START Pin or DIN START Opcode
(1)
or STOP Opcode tDR

(1)
DRDY
tSETTLE
(1)
START and STOP opcode commands take effect on the seventh SCLK falling edge.
Figure 36. Continuous Conversion Mode

tSDSU tDSHD START Pin or STOP Opcode
STOP(1) STOP(1)
DRDY and DOUT
(1)
START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.
Figure 37. START to DRDY Timing Table 9. Timing Characteristics for Figure 37 (1)
SYMBOL tSDSU tDSHD (1) DESCRIPTION START pin low or STOP opcode to DRDY setup time to halt further conversions START pin low or STOP opcode to complete current conversion MIN 16 16 UNIT 1/fCLK 1/fCLK
START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.
30
ADS1299
Single-Shot Mode Single-shot mode is enabled by setting the SINGLE_SHOT bit in the CONFIG4 register to '1'. In single-shot mode, the ADS1299 performs a single conversion when the START pin is taken high or when the START opcode command is sent. As seen in Figure 38, when a conversion is complete, DRDY goes low and further conversions are stopped. Regardless of whether the conversion data are read or not, DRDY remains low. To begin a new conversion, take the START pin low and then back high, or transmit the START opcode again. Note that when switching from continuous mode to pulse mode, make sure the START signal is pulsed or issue a STOP command followed by a START command.
START tSETTLE 4 / fCLK Data Updating 4 / fCLK
DRDY
Figure 38. DRDY with No Data Retrieval in Single-Shot Mode This conversion mode is provided for applications that require non-standard or non-continuous data rates. Issuing a START command or toggling the START pin high resets the digital filter, effectively dropping the data rate by a factor of four. This mode leaves the system more susceptible to aliasing effects, requiring more complex analog or digital filtering. Loading on the host processor increases because the processor must toggle the START pin or send a START command to initiate a new conversion cycle.
MULTIPLE DEVICE CONFIGURATION

The ADS1299 is designed to provide configuration flexibility when multiple devices are used in a system. The serial interface typically needs four signals: DIN, DOUT, SCLK, and CS. With one additional chip select signal per device, multiple devices can be connected together. The number of signals needed to interface n devices is 3 + n. The bias drive amplifiers can be daisy-chained, as explained in the Bias Configuration with Multiple Devices subsection of the EEG-Specific Functions section. To use the internal oscillator in a daisy-chain configuration, one device must be set as the master for the clock source with the internal oscillator enabled (CLKSEL pin = 1) and the internal oscillator clock brought out of the device by setting the CLK_EN register bit to '1'. This master device clock is used as the external clock source for other devices.
31
ADS1299
When using multiple devices, the devices can be synchronized with the START signal. The delay from START to the DRDY signal is fixed for a fixed data rate (see the START subsection of the SPI Interface section for more details on the settling times). Figure 39 shows the behavior of two devices when synchronized with the START signal. There are two ways to connect multiple devices with a optimal number of interface pins: cascade mode and daisy-chain mode.
Device 1 START CLK START1 CLK DRDY DRDY1
Device 2 START2 CLK DRDY DRDY2
CLK
START
DRDY1
DRDY2
Figure 39. Synchronizing Multiple Converters
32
ADS1299
Standard Mode Figure 40a shows a configuration with two devices cascaded together. Together, the devices create a system with 16 channels. DOUT, SCLK, and DIN are shared. Each device has its own chip select. When a device is not selected by the corresponding CS being driven to logic 1, the DOUT of this device is high-impedance. This structure allows the other device to take control of the DOUT bus. This configuration method is suitable for the majority of applications. Daisy-Chain Mode Daisy-chain mode is enabled by setting the DAISY_EN bit in the CONFIG1 register. Figure 40b shows the daisychain configuration. In this mode SCLK, DIN, and CS are shared across multiple devices. The DOUT of one device is hooked up to the DAISY_IN of the other device, thereby creating a chain. Also, when using daisy-chain mode, the multiple readback feature is not available. Short the DAISY_IN pin to digital ground if not used. Figure 2 describes the required timing for the device shown in the configurations of Figure 40. Data from the ADS1299 appear first on DOUT, followed by the status and data words.
START
(1)
START CLK
DRDY CS SCLK DIN DOUT
INT GPO0 GPO1 SCLK MOSI MISO Host Processor
START
(1)
START CLK
DRDY CS SCLK DIN DOUT0
INT GPO SCLK MOSI MISO Host Processor
CLK
CLK
Device 1
Device 1 DAISY_IN0
START CLK
DRDY CS SCLK DIN
DOUT1 START CLK Device 2
DRDY CS SCLK DIN
Device 2
DOUT
DAISY_IN1
a) Standard Configuration
b) Daisy-Chain Configuration
(1) To reduce pin count, set the START pin low and use the START serial command to synchronize and start conversions.
Figure 40. Multiple Device Configurations
33
ADS1299
When all devices in the chain operate in the same register setting, DIN can be shared as well. This configuration reduces the SPI communication signals to four, regardless of the number of devices. However, because the individual devices cannot be programmed, the BIAS driver cannot be shared among the multiple devices. Furthermore, an external clock must be used. Note that from Figure 2, the SCLK rising edge shifts data out of the ADS1299 on DOUT. The SCLK rising edge is also used to latch data into the device DAISY_IN pin down the chain. This architecture allows for a faster SCLK rate speed, but also makes the interface sensitive to board-level signal delays. The more devices in the chain, the more challenging it could become to adhere to setup and hold times. A star-pattern connection of SCLK to all devices, minimizing DOUT length, and other printed circuit board (PCB) layout techniques helps. Placing delay circuits (such as buffers) between DOUT and DAISY_IN are ways to mitigate this challenge. One other option is to insert a D flip-flop between DOUT and DAISY_IN clocked on an inverted SCLK. Note also that daisy-chain mode requires some software overhead to recombine data bits spread across byte boundaries. Figure 41 shows a timing diagram for this mode.
DOUT1 DAISY_IN0 SCLK MSB1 LSB1
216
217
218
219
337
DOUT
MSB0 Data From Device 1
LSB0
MSB1 Data From Device 2
LSB1
Figure 41. Daisy-Chain Timing The maximum number of devices that can be daisy-chained depends on the data rate at which the device is operated at. The maximum number of devices can be approximately calculated with Equation 7. fSCLK NDEVICES = fDR (NBITS)(NCHANNELS) + 24 where: NBITS = device resolution (depending on data rate), and NCHANNELS = number of channels in the device.
(7)
For example, when the ADS1299 is operated at a 2-kSPS data rate with a 4-MHz fSCLK, 10 devices can be daisychained.
34
ADS1299
SPI COMMAND DEFINITIONS

The ADS1299 provides flexible configuration control. The opcode commands, summarized in Table 10, control and configure device operation. The opcode commands are stand-alone, except for the register read and write operations that require a second command byte plus data. CS can be taken high or held low between opcode commands but must stay low for the entire command operation (especially for multi-byte commands). System opcode commands and the RDATA command are decoded by the ADS1299 on the seventh SCLK falling edge. The register read and write opcodes are decoded on the eighth SCLK falling edge. Be sure to follow SPI timing requirements when pulling CS high after issuing a command. Table 10. Command Definitions
COMMAND System Commands WAKEUP STANDBY RESET START STOP Wake-up from standby mode Enter standby mode Reset the device Start and restart (synchronize) conversions Stop conversion Enable Read Data Continuous mode. This mode is the default mode at power-up. (1) Stop Read Data Continuously mode Read data by command; supports multiple read back. Read n nnnn registers starting at address r rrrr Write n nnnn registers starting at address r rrrr 0000 0010 (02h) 0000 0100 (04h) 0000 0110 (06h) 0000 1000 (08h) 0000 1010 (0Ah) DESCRIPTION FIRST BYTE SECOND BYTE
Data Read Commands RDATAC SDATAC RDATA RREG WREG (1) (2) 0001 0000 (10h) 0001 0001 (11h) 0001 0010 (12h) 001r rrrr (2xh) (2) 010r rrrr (4xh) (2) 000n nnnn (2) 000n nnnn (2)
Register Read Commands
When in RDATAC mode, the RREG command is ignored. n nnnn = number of registers to be read or written 1. For example, to read or write three registers, set n nnnn = 0 (0010). r rrrr = starting register address for read or write opcodes.
WAKEUP: Exit STANDBY Mode This opcode exits low-power standby mode; see the STANDBY: Enter STANDBY Mode subsection of the SPI Command Definitions section. Time is required when exiting standby mode (see the Electrical Characteristics for details). There are no SCLK rate restrictions for this command and it can be issued at any time. Any following commands must be sent after a delay of 4 tCLK cycles. STANDBY: Enter STANDBY Mode This opcode command enters low-power standby mode. All parts of the circuit are shut down except for the reference section. The standby mode power consumption is specified in the Electrical Characteristics. There are no SCLK rate restrictions for this command and it can be issued at any time. Do not send any other commands other than the wakeup command after the device enters standby mode. RESET: Reset Registers to Default Values This command resets the digital filter cycle and returns all register settings to default values. See the Reset (RESET) subsection of the SPI Interface section for more details. There are no SCLK rate restrictions for this command and it can be issued at any time. 18 tCLK cycles are required to execute the RESET command. Avoid sending any commands during this time. START: Start Conversions This opcode starts data conversions. Tie the START pin low to control conversions by command. If conversions are in progress, this command has no effect. The STOP opcode command stops conversions. If the START command is immediately followed by a STOP command, then there must be a 4-tCLK cycle delay between them. When the START opcode is sent to the device, keep the START pin low until the STOP command is issued. (See the START subsection of the SPI Interface section for more details.) There are no SCLK rate restrictions for this command and it can be issued at any time.
35
ADS1299
STOP: Stop Conversions This opcode stops conversions. Tie the START pin low to control conversions by command. When the STOP command is sent, the conversion in progress completes and further conversions are stopped. If conversions are already stopped, this command has no effect. There are no SCLK rate restrictions for this command and it can be issued at any time. RDATAC: Read Data Continuous This opcode enables conversion data output on each DRDY without the need to issue subsequent read data opcodes. This mode places the conversion data in the output register and may be shifted out directly. The read data continuous mode is the device default mode; the ADS1299 defaults to this mode on power-up. RDATAC mode is cancelled by the Stop Read Data Continuous command. If the device is in RDATAC mode, a SDATAC command must be issued before any other commands can be sent to the device. There are no SCLK rate restrictions for this command. However, subsequent data retrieval SCLKs or the SDATAC opcode command should wait at least 4 tCLK cycles. RDATAC timing is shown in Figure 42. As Figure 42 shows, there is a keep out zone of 4 tCLK cycles around the DRDY pulse where this command cannot be issued in. If no data are retrieved from the device, DOUT and DRDY behave similarly in this mode. To retrieve data from the device after the RDATAC command is issued, make sure either the START pin is high or the START command is issued. Figure 42 shows the recommended way to use the RDATAC command. RDATAC is ideally-suited for applications such as data loggers or recorders, where registers are set one time and do not need to be reconfigured.
START
DRDY tUPDATE CS
SCLK
DIN Hi-Z DOUT
RDATAC Opcode
Status Register + 8-Channel Data (216 Bits)
Next Data
(1)
tUPDATE = 4 / fCLK. Do not read data during this time.
Figure 42. RDATAC Usage
36
ADS1299
SDATAC: Stop Read Data Continuous This opcode cancels the Read Data Continuous mode. There are no SCLK rate restrictions for this command, but the next command must wait for 4 tCLK cycles. RDATA: Read Data Issue this command after DRDY goes low to read the conversion result (in Stop Read Data Continuous mode). There are no SCLK rate restrictions for this command, and there is no wait time needed for the subsequent commands or data retrieval SCLKs. To retrieve data from the device after the RDATA command is issued, make sure either the START pin is high or the START command is issued. When reading data with the RDATA command, the read operation can overlap the next DRDY occurrence without data corruption. Figure 43 shows the recommended way to use the RDATA command. RDATA is best suited for ECG- and EEG-type systems, where register settings must be read or changed often between conversion cycles.
START
DRDY
CS
SCLK
DIN Hi-Z DOUT
RDATA Opcode
RDATA Opcode
Status Register+ 8-Channel Data (216 Bits)
Figure 43. RDATA Usage Sending Multi-Byte Commands The ADS1299 serial interface decodes commands in bytes and requires 4 tCLK cycles to decode and execute. Therefore, when sending multi-byte commands, a 4 tCLK period must separate the end of one byte (or opcode) and the next. Assuming CLK is 2.048 MHz, then tSDECODE (4 tCLK) is 1.96 s. When SCLK is 16 MHz, one byte can be transferred in 500 ns. This byte transfer time does not meet the tSDECODE specification; therefore, a delay must be inserted so the end of the second byte arrives 1.46 s later. If SCLK is 4 MHz, one byte is transferred in 2 s. Because this transfer time exceeds the tSDECODE specification, the processor can send subsequent bytes without delay. In this later scenario, the serial port can be programmed to move from single-byte transfers per cycle to multiple bytes.
37
ADS1299
RREG: Read From Register This opcode reads register data. The Register Read command is a two-byte opcode followed by the register data output. The first byte contains the command opcode and register address. The second opcode byte specifies the number of registers to read 1. First opcode byte: 001r rrrr, where r rrrr is the starting register address. Second opcode byte: 000n nnnn, where n nnnn is the number of registers to read 1. The 17th SCLK rising edge of the operation clocks out the MSB of the first register, as shown in Figure 44. When the device is in read data continuous mode, an SDATAC command must be issued before the RREG command can be issued. The RREG command can be issued any time. However, because this command is a multi-byte command, there are SCLK rate restrictions depending on how the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that CS must be low for the entire command.
CS 1 SCLK 9 17 25
DIN
OPCODE 1
OPCODE 2
DOUT
REG DATA
REG DATA + 1
Figure 44. RREG Command Example: Read Two Registers Starting from Register 00h (ID Register) (OPCODE 1 = 0010 0000, OPCODE 2 = 0000 0001) WREG: Write to Register This opcode writes register data. The Register Write command is a two-byte opcode followed by the register data input. The first byte contains the command opcode and register address. The second opcode byte specifies the number of registers to write 1. First opcode byte: 010r rrrr, where r rrrr is the starting register address. Second opcode byte: 000n nnnn, where n nnnn is the number of registers to write 1. After the opcode bytes, the register data follows (in MSB-first format), as shown in Figure 45. The WREG command can be issued any time. However, because this command is a multi-byte command, there are SCLK rate restrictions depending on how the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that CS must be low for the entire command.
CS 1 SCLK 9 17 25
DIN
OPCODE 1
OPCODE 2
REG DATA 1
REG DATA 2
DOUT
Figure 45. WREG Command Example: Write Two Registers Starting from 00h (ID Register) (OPCODE 1 = 0100 0000, OPCODE 2 = 0000 0001)
38
ADS1299
REGISTER MAP
Table 11 describes the various ADS1299 registers. Table 11. Register Assignments
ADDRESS REGISTER RESET VALUE (Hex) BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
Device Settings (Read-Only Registers) 00h ID 00 REV_ID3 REV_ID2 REV_ID1 1 DEV_ID2 DEV_ID1 NU_CH2 NU_CH1
Global Settings Across Channels 01h 02h 03h 04h CONFIG1 CONFIG2 CONFIG3 LOFF 96 C0 60 00 1 1 PD_REFBUF COMP_TH2 DAISY_EN 1 1 COMP_TH1 CLK_EN 0 1 COMP_TH0 1 INT_CAL BIAS_MEAS 0 0 0 BIASREF_INT ILEAD_OFF1 DR2 CAL_AMP0 PD_BIAS ILEAD_OFF0 DR1 CAL_FREQ1 BIAS_LOFF_ SENS FLEAD_OFF1 DR0 CAL_FREQ0 BIAS_STAT FLEAD_OFF0
Channel-Specific Settings 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h CH1SET CH2SET CH3SET CH4SET CH5SET CH6SET CH7SET CH8SET BIAS_SENSP BIAS_SENSN LOFF_SENSP LOFF_SENSN LOFF_FLIP 61 61 61 61 61 61 61 61 00 00 00 00 00 PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8 BIASP8 BIASN8 LOFFP8 LOFFM8 LOFF_FLIP8 GAIN12 GAIN22 GAIN32 GAIN42 GAIN52 GAIN62 GAIN72 GAIN82 BIASP7 BIASN7 LOFFP7 LOFFM7 LOFF_FLIP7 GAIN11 GAIN21 GAIN31 GAIN41 GAIN51 GAIN61 GAIN71 GAIN81 BIASP6 BIASN6 LOFFP6 LOFFM6 LOFF_FLIP6 GAIN10 GAIN20 GAIN30 GAIN40 GAIN50 GAIN60 GAIN70 GAIN80 BIASP5 BIASN5 LOFFP5 LOFFM5 LOFF_FLIP5 SRB2 SRB2 SRB2 SRB2 SRB2 SRB2 SRB2 SRB2 BIASP4 BIASN4 LOFFP4 LOFFM4 LOFF_FLIP4 MUX12 MUX22 MUX32 MUX42 MUX52 MUX62 MUX72 MUX82 BIASP3 BIASN3 LOFFP3 LOFFM3 LOFF_FLIP3 MUX11 MUX21 MUX31 MUX41 MUX51 MUX61 MUX71 MUX81 BIASP2 BIASN2 LOFFP2 LOFFM2 LOFF_FLIP2 MUX10 MUX20 MUX30 MUX40 MUX50 MUX60 MUX70 MUX80 BIASP1 BIASN1 LOFFP1 LOFFM1 LOFF_FLIP1
Lead-Off Status Registers (Read-Only Registers) 12h 13h LOFF_STATP LOFF_STATN 00 00 IN8P_OFF IN8M_OFF IN7P_OFF IN7M_OFF IN6P_OFF IN6M_OFF IN5P_OFF IN5M_OFF IN4P_OFF IN4M_OFF IN3P_OFF IN3M_OFF IN2P_OFF IN2M_OFF IN1P_OFF IN1M_OFF
GPIO and OTHER Registers 14h 15h 16h 17h GPIO MISC1 MISC2 CONFIG4 0F 00 00 00 GPIOD4 0 0 0 GPIOD3 0 0 0 GPIOD2 SRB1 0 0 GPIOD1 0 0 0 GPIOC4 0 0 SINGLE_ SHOT GPIOC3 0 0 0 GPIOC2 0 0 PD_LOFF_ COMP GPIOC1 0 0 0
39
ADS1299
User Register Description ID: ID Control Register (Factory-Programmed, Read-Only) Address = 00h
BIT 7 REV_ID3 BIT 6 REV_ID2 BIT 5 REV_ID1 BIT 4 1 BIT 3 DEV_ID2 BIT 2 DEV_ID1 BIT 1 NU_CH2 BIT 0 NU_CH1
This register is programmed during device manufacture to indicate device characteristics.

Bits[7:5] Bit 4 Bits[3:0] Not used Must be set to '1' Factory-programmed device identification bits 1110 = ADS1299
CONFIG1: Configuration Register 1 Address = 01h

BIT 7 1 BIT 6 DAISY_EN BIT 5 CLK_EN BIT 4 1 BIT 3 0 BIT 2 DR2 BIT 1 DR1 BIT 0 DR0
This register configures the DAISY_EN bit, clock, and data rate.
Bit 7 Bit 6 Must be set to '1' DAISY_EN: Daisy-chain and multiple readback mode This bit determines which mode is enabled. 0 = Daisy-chain mode (default) 1 = Multiple readback mode Bit 5 CLK_EN: CLK connection (1) This bit determines if the internal oscillator signal is connected to the CLK pin when the CLKSEL pin = 1. 0 = Oscillator clock output disabled (default) 1 = Oscillator clock output enabled Bits[4:3] Bits[2:0] Must always be set to '10' DR[2:0]: Output data rate fMOD = fCLK / 2. These bits determine the output data rate of the device. (1) Additional power is consumed when driving external devices. BIT 000 001 010 011 100 101 110 (default) 111 (1) fCLK = 2.048 MHz. DATA RATE fMOD / 64 fMOD / 128 fMOD / 256 fMOD / 512 fMOD / 1024 fMOD / 2048 fMOD / 4096 Do not use SAMPLE RATE (1) 16 kSPS 8 kSPS 4 kSPS 2 kSPS 1 kSPS 500 SPS 250 SPS n/a
40
ADS1299

BIT 7 1 BIT 6 1 BIT 5 0 BIT 4 INT_CAL BIT 3 0 BIT 2 CAL_AMP0 BIT 1 CAL_FREQ1 BIT 0 CAL_FREQ0
This register configures the test signal generation. See the Input Multiplexer section for more details.
Bits[7:5] Bit 4 Must always be set to '110' INT_CAL: TEST source This bit determines the source for the Test signal. 0 = Test signals are driven externally (default) 1 = Test signals are generated internally Bit 3 Bit 2 Must always be set to '0' CAL_AMP0: Test signal amplitude This bit determines the calibration signal amplitude. 0 = 1 (VREFP VREFN) / 2.4 mV (default) 1 = 2 (VREFP VREFN) / 2.4 mV Bits[1:0] CAL_FREQ[1:0]: Test signal frequency These bits determine the calibration signal frequency. 00 = Pulsed at fCLK / 221 (default) 01 = Pulsed at fCLK / 220 10 = Not used 11 = At dc
41
ADS1299

BIT 7 PD_REFBUF BIT 6 1 BIT 5 1 BIT 4 BIAS_MEAS BIT 3 BIASREF_INT BIT 2 PD_BIAS BIT 1 BIAS_LOFF_SENS BIT 0 BIAS_STAT
This register configures multi-reference and bias operations.

Bit 7 PD_REFBUF: Power-down reference buffer This bit determines the power-down reference buffer state. 0 = Power-down internal reference buffer (default) 1 = Internal reference buffer enabled Bits[6:5] Bit 4 Must always be set to '1' BIAS_MEAS: BIAS measurement This bit enables BIAS measurement. The BIAS signal may be measured with any channel. 0 = Open (default) 1 = BIASIN signal is routed to the channel that has the MUX_Setting 010 (VREF) Bit 3 BIASREF_INT: BIASREF signal This bit determines the BIASREF signal source. 0 = BIASREF signal fed externally (default) 1 = BIASREF signal (AVDD AVSS) / 2 generated internally Bit 2 PD_BIAS: BIAS buffer power This bit determines the BIAS buffer power state. 0 = BIAS buffer is powered down (default) 1 = BIAS buffer is enabled Bit 1 BIAS_LOFF_SENS: BIAS sense function This bit enables the BIAS sense function. 0 = BIAS sense is disabled (default) 1 = BIAS sense is enabled Bit 0 BIAS_STAT: BIAS lead-off status This bit determines the BIAS status. 0 = BIAS is connected (default) 1 = BIAS is not connected
42
ADS1299
LOFF: Lead-Off Control Register Address = 04h

BIT 7 COMP_TH2 BIT 6 COMP_TH1 BIT 5 COMP_TH0 BIT 4 0 BIT 3 ILEAD_OFF1 BIT 2 ILEAD_OFF0 BIT 1 FLEAD_OFF1 BIT 0 FLEAD_OFF0
This register configures the lead-off detection operation.

Bits[7:5] COMP_TH[2:0]: Lead-off comparator threshold These bits determine the lead-off comparator threshold level setting. See the Lead-Off Detection subsection of the EEGSpecific Functions section for a detailed description. Comparator positive side 000 = 95% (default) 001 = 92.5% 010 = 90% 011 = 87.5% 100 = 85% 101 = 80% 110 = 75% 111 = 70% Comparator negative side 000 = 5% (default) 001 = 7.5% 010 = 10% 011 = 12.5% 100 = 15% 101 = 20% 110 = 25% 111 = 30% Bit 4 Bits[3:2] Must always be set to '0' ILEAD_OFF[1:0]: Lead-off current magnitude These bits determine the magnitude of current for the current lead-off mode. 00 = 6 nA (default) 01 = 24 nA 10 = 6 A 11 = 24 A Bits[1:0] FLEAD_OFF[1:0]: Lead-off frequency These bits determine the frequency of lead-off detect for each channel. 00 = DC lead-off detection (default) 01 = AC lead-off detection at 7.8 Hz (SYS_CLK / 218) 10 = AC lead-off detection at 31.2 Hz (SYS_CLK / 216) 11 = AC lead-off detection at fDR / 4
43
ADS1299
CHnSET: Individual Channel Settings (n = 1:8) Address = 05h to 0Ch

BIT 7 PD1 BIT 6 GAIN12 BIT 5 GAIN11 BIT 4 GAIN10 BIT 3 SRB2 BIT 2 MUX12 BIT 1 MUX11 BIT 0 MUX10
This register configures the power mode, PGA gain, and multiplexer settings channels. See the Input Multiplexer section for details. CH[2:8]SET are similar to CH1SET, corresponding to the respective channels.
Bit 7 PD: Power-down This bit determines the channel power mode for the corresponding channel. 0 = Normal operation (default) 1 = Channel power-down Bits[6:4] GAIN[2:0]: PGA gain These bits determine the PGA gain setting. 000 = 1 001 = 2 010 = 4 011 = 6 100 = 8 101 = 12 110 = 24 (default) 111 = n/a Bit 3 SRB2: Source, reference bias channel This bit determines the SRB2 connection for the corresponding channel. 0 = Open (off) (default) 1 = Closed (on) Bits[2:0] MUXn[2:0]: Channel input These bits determine the channel input selection. 000 = Normal electrode input (default) 001 = Input shorted (for offset or noise measurements) 010 = Used in conjunction with BIAS_MEAS bit for BIAS measurements. See the Bias Drive (DC Bias Circuit) subsection of the EEG-Specific Functions section for more details. 011 = MVDD for supply measurement 100 = Temperature sensor 101 = Test signal 110 = BIAS_DRP (positive electrode is the driver) 111 = BIAS_DRN (negative electrode is the driver)
BIAS_SENSP: Bias Drive Positive Sense Selection Address = 0Dh

BIT 7 BIASP8 BIT 6 BIASP7 BIT 5 BIASP6 BIT 4 BIASP5 BIT 3 BIASP4 BIT 2 BIASP3 BIT 1 BIASP2 BIT 0 BIASP1
This register controls the selection of positive signals from each channel for bias drive derivation. See the Bias Drive (DC Bias Circuit) subsection of the EEG-Specific Functions section for details. BIAS_SENSN: Bias Drive Negative Sense Selection Address = 0Eh
BIT 7 BIASN8 BIT 6 BIASN7 BIT 5 BIASN6 BIT 4 BIASN5 BIT 3 BIASN4 BIT 2 BIASN3 BIT 1 BIASN2 BIT 0 BIASN1
This register controls the selection of negative signals from each channel for bias drive derivation. See the Bias Drive (DC Bias Circuit) subsection of the EEG-Specific Functions section for details.
44
ADS1299
LOFF_SENSP: Lead Off Positive Sense Selection Address = 0Fh

BIT 7 LOFFP8 BIT 6 LOFFP7 BIT 5 LOFFP6 BIT 4 LOFFP5 BIT 3 LOFFP4 BIT 2 LOFFP3 BIT 1 LOFFP2 BIT 0 LOFFP1
This register selects the positive side from each channel for lead-off detection. See the Lead-Off Detection subsection of the EEG-Specific Functions section for details. Note that the LOFF_STATP register bits are only valid if the corresponding LOFF_SENSP bits are set to '1'. LOFF_SENSN: Lead Off Negative Sense Selection Address = 10h
BIT 7 LOFFM8 BIT 6 LOFFM7 BIT 5 LOFFM6 BIT 4 LOFFM5 BIT 3 LOFFM4 BIT 2 LOFFM3 BIT 1 LOFFM2 BIT 0 LOFFM1
This register selects the negative side from each channel for lead-off detection. See the Lead-Off Detection subsection of the EEG-Specific Functions section for details. Note that the LOFF_STATN register bits are only valid if the corresponding LOFF_SENSN bits are set to '1'. LOFF_FLIP: Lead Off Current Direction Control Address = 11h
BIT 7 LOFF_FLIP8 BIT 6 LOFF_FLIP7 BIT 5 LOFF_FLIP6 BIT 4 LOFF_FLIP5 BIT 3 LOFF_FLIP4 BIT 2 LOFF_FLIP3 BIT 1 LOFF_FLIP2 BIT 0 LOFF_FLIP1
This register controls the current direction used for lead-off derivation. See the Lead-Off Detection subsection of the EEG-Specific Functions section for details. LOFF_STATP: Lead-Off Positive Input Status Address = 12h
BIT 7 IN8P_OFF BIT 6 IN7P_OFF BIT 5 IN6P_OFF BIT 4 IN5P_OFF BIT 3 IN4P_OFF BIT 2 IN3P_OFF BIT 1 IN2P_OFF BIT 0 IN1P_OFF
This register stores the status of whether the positive electrode on each channel is on or off. See the Lead-Off Detection subsection of the EEG-Specific Functions section for details. Ignore the LOFF_STATP values if the corresponding LOFF_SENSP bits are not set to '1'. '0' is lead-on (default) and '1' is lead-off. When the LOFF_SENSP bits are '0', the LOFF_STATP bits should be ignored. LOFF_STATN: Lead-Off Negative Input Status Address = 13h
BIT 7 IN8M_OFF BIT 6 IN7M_OFF BIT 5 IN6M_OFF BIT 4 IN5M_OFF BIT 3 IN4M_OFF BIT 2 IN3M_OFF BIT 1 IN2M_OFF BIT 0 IN1M_OFF
This register stores the status of whether the negative electrode on each channel is on or off. See the Lead-Off Detection subsection of the EEG-Specific Functions section for details. Ignore the LOFF_STATN values if the corresponding LOFF_SENSN bits are not set to '1'. '0' is lead-on (default) and '1' is lead-off. When the LOFF_SENSN bits are '0', the LOFF_STATP bits should be ignored.
45
ADS1299
GPIO: General-Purpose I/O Register Address = 14h

BIT 7 GPIOD4 BIT 6 GPIOD3 BIT 5 GPIOD2 BIT 4 GPIOD1 BIT 3 GPIOC4 BIT 2 GPIOC3 BIT 1 GPIOC2 BIT 0 GPIOC1
This register controls the action of the four GPIO pins.

Bits[7:4] GPIOD[4:1]: GPIO data These bits are used to read and write data to the GPIO ports. When reading the register, the data returned correspond to the state of the GPIO external pins, whether they are programmed as inputs or as outputs. As outputs, a write to the GPIOD sets the output value. As inputs, a write to the GPIOD has no effect. Bits[3:0] GPIOC[4:1]: GPIO control (corresponding GPIOD) These bits determine if the corresponding GPIOD pin is an input or output. 0 = Output 1 = Input (default)
MISC1: Miscellaneous 1 Address = 15h

BIT 7 0 BIT 6 0 BIT 5 SRB1 BIT 4 0 BIT 3 0 BIT 2 0 BIT 1 0 BIT 0 0
This register is for miscellaneous use.

Bits[7:6] Bit 5 Must always be set to '0' SRB1: Stimulus, reference, and bias 1 This bit connects the SRB1 to all eight channels inverting inputs. 0 = Switches open (default) 1 = Switches closed Bits[4:0] Must always be set to '0'
MISC2: Miscellaneous 2 Address = 16h

BIT 7 0 BIT 6 0 BIT 5 0 BIT 4 0 BIT 3 0 BIT 2 0 BIT 1 0 BIT 0 0
This register is for miscellaneous use.

Bits[7:0] Must always be set to '0'
46
ADS1299

BIT 7 0 BIT 6 0 BIT 5 0 BIT 4 0 BIT 3 SINGLE_SHOT BIT 2 0 BIT 1 PD_LOFF_COMP BIT 0 0
Bits[7:4] Bit 3
Must always be set to '0' SINGLE_SHOT: Single-shot conversion This bit sets the conversion mode. 0 = Continuous conversion mode (default) 1 = Single-shot mode
Bit 2 Bit 1
Must always be set to '0' PD_LOFF_COMP: Lead-off comparator power-down This bit powers down the lead-off comparators. 0 = Lead-off comparators disabled (default) 1 = Lead-off comparators enabled
Bit 0
Must always be set to '0'
47
ADS1299
EEG-SPECIFIC FUNCTIONS INPUT MULTIPLEXER (Rerouting the BIAS Drive Signal)

The input multiplexer has EEG-specific functions for the bias drive signal. The BIAS signal is available at the BIASOUT pin when the appropriate channels are selected for BIAS derivation, feedback elements are installed external to the chip, and the loop is closed. This signal can either be fed after filtering or fed directly into the BIASIN pin, as shown in Figure 46. This BIASIN signal can be multiplexed into any input electrode by setting the MUX bits of the appropriate channel set registers to '110' for P-side or '111' for N-side. Figure 46 shows the BIAS signal generated from channels 1, 2, and 3 and routed to the N-side of channel 8. This feature can be used to dynamically change the electrode that is used as the reference signal to drive the patient body.
BIAS_SENSP[0] = 1
Low-Noise PGA1
IN1P
BIAS_SENSN[0] = 1
MUX1[2:0] = 000 IN1N
IN2P
Low-Noise PGA2
BIAS_SENSP[1] = 1 BIAS_SENSN[1] = 1
MUX2[2:0] = 000 IN2N
IN3P
Low-Noise PGA3
MUX3[2:0] = 000 IN3N
IN8P
Low-Noise PGA8
MUX8[2:0] = 111 IN8N
BIASREF_INT = 1 MUX
(AVDD + AVSS) 2
BIASREF_INT = 0 BIAS_AMP Device BIASIN Filter or Feedthrough BIASREF BIASOUT 1 MW

(1)
BIASINV
1.5 nF
(1)
(1) Typical values for example only.
Figure 46. Example of BIASOUT Signal Configured to be Routed to IN8N
48
ADS1299
INPUT MULTIPLEXER (Measuring the BIAS Drive Signal)

Also, the BIASOUT signal can be routed to a channel (that is not used for the calculation of BIAS) for measurement. Figure 47 shows the register settings to route the BIASIN signal to channel 8. The measurement is done with respect to the voltage on the BIASREF pin. If BIASREF is chosen to be internal, it would be at [(AVDD + AVSS) / 2]. This feature is useful for debugging purposes during product development.
BIAS_SENSP[0] = 1
Low-Noise PGA1
IN1P
BIAS_SENSN[0] = 1
MUX1[2:0] = 000 IN1N
IN2P
Low-Noise PGA2
MUX2[2:0] = 000 IN2N
IN3P
Low-Noise PGA3
MUX3[2:0] = 000 IN3N
IN8P
Low-Noise PGA8
MUX8[2:0] = 111 IN8N
MUX MUX8[2:0] = 010 AND BIAS_MEAS = 1 Device BIASIN Filter or Feedthrough BIASREF BIASOUT 1 MW
(1)
BIASREF_INT = 1
(AVDD + AVSS) 2
BIASREF_INT = 0
BIAS_AMP
BIASINV
1.5 nF
(1)
(1) Typical values for example only.
Figure 47. BIASOUT Signal Configured to be Read Back by Channel 8
49
ADS1299
LEAD-OFF DETECTION
Patient electrode impedances are known to decay over time. These electrode connections must be continuously monitored to verify that a suitable connection is present. The ADS1299 lead-off detection functional block provides significant flexibility to the user to choose from various lead-off detection strategies. Though called leadoff detection, this is in fact an electrode-off detection. The basic principle is to inject an excitation signal and measure the response to determine if the electrode is off. As shown in the lead-off detection functional block diagram in Figure 48, this circuit provides two different methods of determining the state of the patient electrode. The methods differ in the frequency content of the excitation signal. Lead-off can be selectively done on a per channel basis using the LOFF_SENSP and LOFF_SENSN registers. Also, the internal excitation circuitry can be disabled and just the sensing circuitry can be enabled.
Skin, Electrode Contact Model Patient Protection Resistor
Patient
Z1 47 nF
51 kW VINP 51 kW Z2 47 nF VINN To ADC
LOFF_SENSP
LOFF_SENSN
FLEAD_OFF[0:1]
Z3 47 nF 6 nA and 24 nA 6 mA and 24 mA 51 kW BIAS OUT AVDD AVSS
Figure 48. Lead-Off Detection
50
ADS1299
DC Lead-Off In this method, the lead-off excitation is with a dc signal. The dc excitation signal can be chosen from either an external pull-up or pull-down resistor or an internal current source or sink, as shown in Figure 49. One side of the channel is pulled to supply and the other side is pulled to ground. The pull-up and pull-down current can be swapped (as shown in Figure 49b and Figure 49c) by setting the bits in the LOFF_FLIP register. In case of a current source or sink, the magnitude of the current can be set by using the ILEAD_OFF[1:0] bits in the LOFF register. The current source or sink gives larger input impedance compared to the 10-M pull-up or pull-down resistor.
AVDD Device 10 MW INP
Low-Noise PGAn
AVDD Device
AVDD Device
INP
Low-Noise PGAn
INP
Low-Noise PGAn
INN 10 MW
INN
INN
AVSS a) External Pull-Up or Pull-Down Resistors b) Input Current Source (LOFF_FLIP = 0) c) Input Current Source (LOFF_FLIP = 1)
Figure 49. DC Lead-Off Excitation Options Sensing of the response can be done either by searching the digital output code from the device or by monitoring the input voltages with an on-chip comparator. If either electrode is off, the pull-up and pull-down resistors saturate the channel. Searching the output code determines if either the P-side or the N-side is off. To pinpoint which one is off, the comparators must be used. The input voltage is also monitored using a comparator and a 3bit DAC whose levels are set by the COMP_TH[2:0] bits in the LOFF register. The output of the comparators are stored in the LOFF_STATP and LOFF_STATN registers. These registers are available as a part of the output data stream. (See the Data Output (DOUT) subsection of the SPI Interface section.) If dc lead-off is not used, the lead-off comparators can be powered down by setting the PD_LOFF_COMP bit in the CONFIG4 register. An example procedure to turn on dc lead-off is given in the Lead-Off subsection of the Quick-Start Guide section. AC Lead-Off (One Time or Periodic) In this method, an in-band ac signal is used for excitation. The ac signal is generated by alternatively providing a current source and sink at the input with a fixed frequency. The frequency can be chosen by the FLEAD_OFF[1:0] bits in the LOFF register. The excitation frequency is chosen to be one of the two in-band frequency selections (7.8 Hz or 31.2 Hz). This in-band excitation signal is passed through the channel and measured at the output. Sensing of the ac signal is done by passing the signal through the channel to digitize it and measure at the output. The ac excitation signals are introduced at a frequency that is in the band of interest. The signal can be filtered out separately and processed. By measuring the magnitude of the excitation signal at the output spectrum, the electrode impedance can be calculated. For continuous lead-off, an out-of-band ac current source or sink must be externally applied to the inputs. This signal can then be digitally post processed to determine the electrode impedance.
51
ADS1299
BIAS LEAD-OFF
The ADS1299 provides two modes for determining whether the BIAS is correctly connected: BIAS lead-off detection during normal operation BIAS lead-off detection during power-up The following sections provide details of the two modes of operation. BIAS Lead-Off Detection During Normal Operation During normal operation, the ADS1299 BIAS lead-off at power-up function cannot be used because it is necessary to power off the BIAS amplifier. BIAS Lead Off Detection At Power-Up This feature is included in the ADS1299 for use in determining whether the bias electrode is suitably connected. At power-up, the ADS1299 provides two measurement procedures to determine the BIAS electrode connection status using either a current or an external pull-down resistor, as shown in Figure 50. The reference level of the comparator is set to determine the acceptable BIAS impedance threshold.
Patient Skin, Electrode Contact Model 47 nF Patient Protection Resistor To ADC input (through VREF connection to any of the channels).
BIAS_STAT
51 kW
BIAS_SENS
ILGND_OFF[1:0] AVSS
Figure 50. BIAS Lead-Off Detection at Power-Up When the BIAS amplifier is powered on, the current source has no function. Only the comparator can be used to sense the voltage at the output of the BIAS amplifier. The comparator thresholds are set by the same LOFF[7:5] bits used to set the thresholds for other negative inputs.
52
ADS1299
BIAS DRIVE (DC BIAS CIRCUIT)

The bias circuitry is used as a means to counter the common-mode interference in a EEG system as a result of power lines and other sources, including fluorescent lights. The bias circuit senses the common-mode of a selected set of electrodes and creates a negative feedback loop by driving the body with an inverted commonmode signal. The negative feedback loop restricts the common-mode movement to a narrow range, depending on the loop gain. Stabilizing the entire loop is specific to the individual user system based on the various poles in the loop. The ADS1299 integrates the muxes to select the channel and an operational amplifier. All amplifier terminals are available at the pins, allowing the user to choose the components for the feedback loop. The circuit in Figure 52 illustrates the overall functional connectivity for the bias circuit. The reference voltage for the bias drive can be chosen to be internally generated [(AVDD + AVSS) / 2] or it can be provided externally with a resistive divider. The selection of an internal versus external reference voltage for the bias loop is defined by writing the appropriate value to the BIASREF_INT bit in the CONFIG2 register. If the bias function is not used, the amplifier can be powered down using the PD_BIAS bit (see the CONFIG3: Configuration Register 3 subsection of the Register Map section for details). This bit is also used in daisy-chain mode to power-down all but one of the bias amplifiers. The BIASIN pin functionality is explained in the Input Multiplexer section. An example procedure to use the bias amplifier is shown in the Bias Drive subsection of the Quick-Start Guide section. Bias Configuration with Multiple Devices Figure 51 shows multiple devices connected to the bias drive.
Device N Device 2 Device 1 VA1-8 VA1-8 Power-Down VA1-8 VA1-8 Power-Down
To Input MUX
To Input MUX
To Input MUX
VA1-8 VA1-8
BIASIN BIAS BIAS REF OUT
BIASINV
BIASINV
BIASINV
Figure 51. Bias Drive Connection for Multiple Devices
53
ADS1299
From MUX1P PGA1P
BIAS1P
220 kW BIAS2P PGA2P From MUX2P 18.15 kW 220 kW 220 kW 3.3 kW 18.15 kW PGA2N BIAS2N 220 kW BIAS4P PGA4P From MUX2N From MUX4P 18.15 kW 220 kW 220 kW 3.3 kW 18.15 kW PGA4N BIAS4N 220 kW BIAS6P PGA6P From MUX4N From MUX6P 18.15 kW 220 kW 220 kW 3.3 kW 18.15 kW PGA6N BIAS6N 220 kW BIAS8P PGA8P From MUX6N From MUX8P 18.15 kW 220 kW 220 kW BIAS8N 3.3 kW 18.15 kW PGA8N From MUX8N
18.15 kW 3.3 kW 18.15 kW PGA1N From MUX1N From MUX3P PGA3P 18.15 kW 3.3 kW 18.15 kW PGA3N From MUX3N From MUX5P PGA5P 18.15 kW 3.3 kW 18.15 kW PGA5N From MUX5N From MUX7P PGA7P 18.15 kW 3.3 kW 18.15 kW PGA7N From MUX7N BIASINV CEXT 1.5 nF
(1)
220 kW
BIAS1N
BIAS3P
220 kW
BIAS3N
BIAS5P
220 kW
BIAS5N
BIAS7P
220 kW
BIAS7N
REXT 1 MW
(1)
BIASOUT BIASREF
BIAS Amp (AVDD + AVSS) / 2 BIASREF_INT = 1
BIASREF_INT = 0
(1) Typical values.
Figure 52. Bias Channel Selection
54
ADS1299
QUICK-START GUIDE PCB LAYOUT

Power Supplies and Grounding The ADS1299 has three supplies: AVDD, AVDD1, and DVDD. Both AVDD and AVDD1 should be as quiet as possible. AVDD1 provides the supply to the charge pump block and has transients at fCLK. Therefore, AVDD1 and AVSS1 are recommended to be star-connected to AVDD and AVSS. It is important to eliminate noise from AVDD and AVDD1 that is non-synchronous with the ADS1299 operation. Each ADS1299 supply should be bypassed with 10-F and a 0.1-F solid ceramic capacitors. Placement of the digital circuits [(such as digital signal processors (DSPs), microcontrollers, and field-programmable gate arrays (FPGAs)] in the system is recommenced to done such that the return currents on those devices do not cross the analog return path of the ADS1299. The ADS1299 can be powered from unipolar or bipolar supplies. The capacitors used for decoupling can be surface-mount, low-cost, low-profile multi-layer ceramic capacitors. In most cases, the VCAP1 capacitor can also be a multi-layer ceramic, but in systems where the board is subjected to high- or low-frequency vibration, it is recommend that a non-ferroelectric capacitor such as a tantalum or class 1 capacitor (for example, C0G or NPO) be installed. EIA class 2 and class 3 dielectrics (such as X7R, X5R, and X8R) are ferroelectric. The piezoelectric property of these capacitors can appear as electrical noise coming from the capacitor. When using internal reference, noise on the VCAP1 node results in performance degradation. Connecting the Device to Unipolar (+5 V and +3.3 V) Supplies Figure 53 illustrates the ADS1299 connected to a unipolar supply. In this example, analog supply (AVDD) is referenced to analog ground (AVSS) and digital supply (DVDD) is referenced to digital ground (DGND).
+5 V +3.3 V
0.1 mF 1 mF 0.1 mF
1 mF
AVDD AVDD1
DVDD VREFP VREFN VCAP1 0.1 mF 10 mF
RESV1
Device VCAP2 VCAP3 VCAP4
AVSS1 AVSS
DGND
1 mF
1 mF
0.1 mF
1 mF
100 mF
NOTE: Place the capacitors for supply, reference, and VCAP1 to VCAP4 as close to the package as possible.
Figure 53. Single-Supply Operation
55
ADS1299
Connecting the Device to Bipolar (2.5 V and 3.3 V) Supplies Figure 54 illustrates the ADS1299 connected to a bipolar supply. In this example, the analog supplies connect to the device analog supply (AVDD). This supply is referenced to the device analog return (AVSS), and the digital supply (DVDD) is referenced to the device digital ground return (DGND).
+2.5 V +3.3 V
1 mF
0.1 mF
0.1 mF
1 mF
AVDD AVDD1 DVDD VREFP VREFN 0.1 mF 10 mF -2.5 V VCAP1 Device RESV1 VCAP2 VCAP3 VCAP4
AVSS1 AVSS
DGND 1 mF 1 mF 0.1 mF 1 mF 100 mF
1 mF
0.1 mF
-2.5 V
NOTE: Place the capacitors for supply, reference, and VCAP1 to VCAP4 as close to the package as possible.
Figure 54. Bipolar Supply Operation Shielding Analog Signal Paths As with any precision circuit, careful PCB layout ensures the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitanceparticularly at the analog input pins and AVSS. These analog input pins are high-impedance and extremely sensitive to extraneous noise. The AVSS pin should be treated as a sensitive analog signal and connected directly to the supply ground with proper shielding. Leakage currents between the PCB traces can exceed the input bias current of the ADS1299 if shielding is not implemented. Digital signals should be kept as far as possible from the analog input signals on the PCB.
56
ADS1299
POWER-UP SEQUENCING
Before device power-up, all digital and analog inputs must be low. At the time of power-up, all of these signals should remain low until the power supplies have stabilized, as shown in Figure 55. At this time, begin supplying the master clock signal to the CLK pin. Wait for time tPOR, then transmit a RESET pulse. After releasing RESET, the configuration register must be programmed; see the CONFIG1: Configuration Register 1 subsection of the Register Map section for details. The power-up sequence timing is shown in Table 12.
tPOR
Power Supplies
RESET
tRST Start Using the Device
18 tCLK
Figure 55. Power-Up Timing Diagram Table 12. Power-Up Sequence Timing
SYMBOL tPOR tRST DESCRIPTION Wait after power-up until reset Reset low width MIN 216 2 TYP MAX UNIT tCLK tCLK
SETTING THE DEVICE FOR BASIC DATA CAPTURE

This section outlines the procedure to configure the device in a basic state and capture data. This procedure is intended to put the device in a data sheet condition to check if the device is working properly in the user system. This procedure is recommended to be followed initially to get familiar with the device settings. When this procedure is verified, the device can be configured as needed. For details on the timings for commands, refer to the appropriate sections in the data sheet. Also, some sample programming codes are added for the EEGspecific functions.
57
ADS1299
Analog and Digital Power-Up
// Follow Power-Up Sequencing
Set CLKSEL Pin = 0 and Provide External Clock fCLK = 2.048 MHz
Yes
External Clock No Set CLKSEL Pin = 1 and Wait for Oscillator to Wake Up // If START is Tied High, After This Step // DRDY Toggles at fCLK / 8192
Set PDWN = 1 Set RESET = 1 Wait for 1 s for Power-On Reset
// Delay for Power-On Reset and Oscillator Start-Up
Issue Reset Pulse, Wait for 18 tCLKs
// Activate DUT // CS can be Either Tied Permanently Low // Or Selectively Pulled Low Before Sending // Commands or Reading or Sending Data from or to the Device
Send SDATAC Command
// Device Wakes Up in RDATAC Mode, so Send // SDATAC Command so Registers can be Written SDATAC
Set PDB_REFBUF = 1 and Wait for Internal Reference to Settle
No External Reference Yes // If Using Internal Reference, Send This Command WREG CONFIG3 E0h
Write Certain Registers, Including Input Short
// Set Device for DR = fMOD / 4096 WREG CONFIG1 96h WREG CONFIG2 C0h // Set All Channels to Input Short WREG CHnSET 01h
Set START = 1
// Activate Conversion // After This Point DRDY Should Toggle at // fCLK / 8192
RDATAC
// Put the Device Back in RDATAC Mode RDATAC
Capture Data and Check Noise
// Look for DRDY and Issue 24 + n 24 SCLKs // Activate a (1 mV VREF / 2.4) Square-Wave Test Signal // On All Channels SDATAC WREG CONFIG2 D0h WREG CHnSET 05h RDATAC
Set Test Signals
Capture Data and Test Signal
// Look for DRDY and Issue 24 + n 24 SCLKs
Figure 56. Initial Flow at Power-Up
58
ADS1299
Lead-Off Sample code to set dc lead-off with pull-up and pull-down resistors on all channels. WREG LOFF 00h // Comparator threshold at 95% and 5%, pull-up or pull-down current source // DC lead-off WREG CONFIG4 02h // Turn-on dc lead-off comparators WREG LOFF_SENSP FFh // Turn on the P-side of all channels for lead-off sensing WREG LOFF_SENSN FFh // Turn on the N-side of all channels for lead-off sensing Observe the status bits of the output data stream to monitor lead-off status. Bias Drive Sample code to choose bias as an average of the first three channels. WREG BIAS_SENSP 07h // Select channel 13 P-side for bias sensing WREG BIAS_SENSN 07h // Select channel 13 N-side for bias sensing WREG CONFIG3 bx11x 1100 // Turn on bias amplifier, set internal BIASREF voltage Sample code to route the BIASOUT signal through channel 4 N-side and measure bias with channel 5. Make sure the external side to the chip BIASOUT is connected to BIASIN. WREG CONFIG3 bx111 1100 // Turn on bias amplifier, set internal BIASREF voltage, set bias measurement bit WREG CH4SET bxxxx 0111 // Route BIASIN to channel 4 N-side WREG CH5SET bxxxx 0010 // Route BIASIN to be measured at channel 5 w.r.t BIASREF
59
ADS1299
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (July 2012) to Revision A Page
Changed product column of Family and Ordering Information table .................................................................................... 2
60
PACKAGE OPTION ADDENDUM
www.ti.com
8-Aug-2012
PACKAGING INFORMATION
Orderable Device ADS1299IPAG ADS1299IPAGR Status
(1)
Package Type Package Drawing TQFP TQFP PAG PAG
Pins 64 64
Package Qty 160 1500
Eco Plan
(2)
Lead/ Ball Finish
MSL Peak Temp
(3)
Samples (Requires Login)
ACTIVE ACTIVE
Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br)
CU NIPDAU Level-3-260C-168 HR CU NIPDAU Level-3-260C-168 HR
(1)
The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION

www.ti.com 8-Aug-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins Type Drawing TQFP PAG 64
SPQ
Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 24.4 13.0
B0 (mm) 13.0
K0 (mm) 1.5
P1 (mm) 16.0
W Pin1 (mm) Quadrant 24.0 Q2
ADS1299IPAGR
1500
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION

www.ti.com 8-Aug-2012
*All dimensions are nominal
Device ADS1299IPAGR
Package Type TQFP
Package Drawing PAG
Pins 64
SPQ 1500
Length (mm) 367.0
Width (mm) 367.0
Height (mm) 45.0
Pack Materials-Page 2
MECHANICAL DATA
MTQF006A JANUARY 1995 REVISED DECEMBER 1996
PAG (S-PQFP-G64)
0,50 48 33 0,27 0,17
PLASTIC QUAD FLATPACK
0,08 M
49
32
64
17 0,13 NOM 1 7,50 TYP 10,20 SQ 9,80 12,20 SQ 11,80 1,05 0,95 Seating Plane Gage Plane 0,25 0,05 MIN 0 7 0,75 0,45 16
1,20 MAX
0,08 4040282 / C 11/96
NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC MS-026
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Audio Amplifiers Data Converters DLP Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID OMAP Applications Processors Wireless Connectivity www.ti.com/audio amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/omap TI E2E Community e2e.ti.com www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2012, Texas Instruments Incorporated Applications Automotive and Transportation Communications and Telecom Computers and Peripherals Consumer Electronics Energy and Lighting Industrial Medical Security Space, Avionics and Defense Video and Imaging www.ti.com/automotive www.ti.com/communications www.ti.com/computers www.ti.com/consumer-apps www.ti.com/energy www.ti.com/industrial www.ti.com/medical www.ti.com/security www.ti.com/space-avionics-defense www.ti.com/video

Ads 1299

Uploaded by

Copyright:

Available Formats

Ads 1299

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Ads 1299

Uploaded by

Copyright:

Available Formats

ADS1299

www.ti.com SBAS499A JULY 2012 REVISED AUGUST 2012

Low-Noise, 8-Channel, 24-Bit Analog Front-End for Biopotential Measurements

GPIO AND CONTROL

FAMILY AND ORDERING INFORMATION (1)

ABSOLUTE MAXIMUM RATINGS (1)

Copyright 2012, Texas Instruments Incorporated

Input-referred noise (0.01 Hz to 70 Hz)

Copyright 2012, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS (continued)

2 100 0.07 80 AVDD 0.3 1.1 20

VRMS kHz V/s dB V mA A

0, fDR / 4 See Register Map section for settings 7.8, 31.2 6 24 6 24 20 30

5-V supply, VREF = (VREFP VREFN)

4.5 AVSS AVSS + 4.5 5.6

4.5 0.2 TA = 40C to +85C 35 150

2 2 150 31.25 145 490 fCLK / 2 , fCLK / 2 1, 2 2

Device wake up Temperature sensor reading

Copyright 2012, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS (continued)

PAG 64 PINS 43.3 36.5 60.6 0.1 19.5 n/a

Copyright 2012, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): ADS1299

PARAMETRIC MEASUREMENT INFORMATION NOISE MEASUREMENTS

VRMS 21.70 6.93 4.33 3.06 2.17 1.53 1.08

VPP 151.89 48.53 30.34 21.45 15.17 10.73 7.59

SNR (dB) 103.3 113.2 117.3 120.3 123.3 126.3 129.3

ENOB 17.16 18.81 19.49 19.99 20.49 20.99 21.48

VRMS 10.85 3.65 2.28 1.61 1.14 0.81 0.57

VPP 75.94 25.52 15.95 11.29 7.98 5.65 3.99

SNR (dB) 103.3 112.8 116.9 119.9 122.9 125.9 128.9

ENOB 17.16 18.74 19.41 19.91 20.41 20.91 21.41

VRMS 5.60 1.98 1.24 0.88 0.62 0.44 0.31

VPP 39.23 13.87 8.66 6.13 4.34 3.07 2.16

SNR (dB) 103.0 112.1 116.1 119.2 122.2 125.2 128.2

ENOB 17.12 18.62 19.29 19.79 20.29 20.79 21.30

VRMS 3.87 1.31 0.93 0.66 0.46 0.33 0.23

VPP 27.10 9.19 6.50 4.60 3.25 2.30 1.62

SNR (dB) 102.7 112.1 115.1 118.1 121.1 124.1 127.2

ENOB 17.06 18.62 19.12 19.62 20.12 20.62 21.13

Submit Documentation Feedback Product Folder Link(s): ADS1299

Copyright 2012, Texas Instruments Incorporated

VRMS 3.05 1.11 0.79 0.56 0.39 0.28 0.20

VPP 21.32 7.80 5.52 3.90 2.76 1.95 1.38

SNR (dB) 102.3 111.0 114.0 117.1 120.1 123.1 126.1

ENOB 16.99 18.45 18.95 19.44 19.94 20.44 20.95

VRMS 2.27 0.92 0.65 0.46 0.32 0.23 0.16

VPP 15.89 6.41 4.53 3.20 2.26 1.61 1.13

SNR (dB) 101.3 109.2 112.2 115.2 118.3 121.2 124.3

ENOB 16.83 18.14 18.64 19.14 19.65 20.14 20.65

VRMS 1.66 0.80 0.56 0.40 0.28 0.20 0.14

VPP 11.64 5.57 3.94 2.79 1.97 1.39 0.98

SNR (dB) 98.0 104.4 107.4 110.4 113.5 116.5 119.5

ENOB 16.28 17.35 17.84 18.35 18.85 19.35 19.85

Copyright 2012, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): ADS1299

NOTE: SPI settings are CPOL = 0 and CPHA = 1.

Figure 1. Serial Interface Timing

Specifications apply from 40C to +85C. Load on DOUT = 20 pF || 100 k.

Submit Documentation Feedback Product Folder Link(s): ADS1299