d1 p5 Flexras WasgaTools-1
d1 p5 Flexras WasgaTools-1
d1 p5 Flexras WasgaTools-1
www.flexras.com
email: contact@flexras.com
Wasga Compiler
Timing-driven placement:
clusters critical paths in FPGA
Synthesis
Quartus,Xst, Synplify, precision
Timing
Constraints
HDL
Board
Netlist
Timing-driven routing:
Netlist
Timing
Constraints
Partitioning
Constraints
WASGA PARTITIONING
Global Routing
Timing Analysis
Encapsulated
Place & Route
Timing Analysis:
STA, critical paths before FPGAs Place&Route
Accurate STA after all FPGAs Place&Route
Reports
Bitstream
Partitioning
Assignments
Wasga Ease-of-Use
Wasga Results
Hierarchical
Heteregeneous
FPGAs
Used
FPGA
Utilization
Partitioning
Runtime
Memory
Usage
Multiplexing
ratio
System Clock
Frequency
Design 1
45
47 %
70 min
12 GB
104
7 MHz
Design 2
12
60 %
15 min
5 GB
16
32 MHz
!"#$%&'()*(+,-.'%/%!"#$%0,1,."23%/%4,52%67-8+'%
Flexras Technologies 2012
Partners
Atmel
! Wasga is compatible with Atmel FPGA
! Access to the latest FPGA technology
Xilinx
!
!
!
!
Dini Group
! Access to the latest boards technology
! Wasga supports all Dini boards
! Same distributor in Europe: EuropeLaunch
Reflex-Ces
! Partner in PPR european project
! Develop jointly prototyping board with 3 Virtex-7
Flexras Technologies 2012
Wasga Debug
RTL
Wasga Debug!
Wasga
Compiler!
Viewer!
Software Debugger!
Wasga Architect
Board synthesis tool"!
Generates custome FPGA board from RTL!
Simplify multi-FPGA custom board design" !
Partition SoC design!
Define the number of FPGA!
Define traces between FPGAs!
Estimate board performances" !
RTL
Timing
Constraints
FPGA
Vendor
WASGA ARCHITECT
Encapsulated
Synthesis
Design Analysis
Inputs!
Floorplanning
RTL"!
Timing constraints!
FPGA vendor & family"!
Partitioning
Interconnect Synthesis
Outputs!
Board netlist"!
Board floorplan!
Board
Netlist
Board
Floorplan
Board
Constraints
10