CD4069UBM/CD4069UBC Inverter Circuits

February 1988

CD4069UBM/CD4069UBC Inverter Circuits

General Description
The CD4069UB consists of six inverter circuits and is manu- All inputs are protected from damage due to static dis-
factured using complementary MOS (CMOS) to achieve charge by diode clamps to VDD and VSS.
wide power supply operating range, low power consump-
tion, high noise immunity, and symmetric controlled rise and Features
fall times. Y Wide supply voltage range 3.0V to 15V
This device is intended for all general purpose inverter appli- Y High noise immunity 0.45 VDD typ.
cations where the special characteristics of the MM74C901, Y Low power TTL Fan out of 2 driving 74L
MM74C903, MM74C907, and CD4049A Hex Inverter/Buff- compatibility or 1 driving 74LS
ers are not required. In those applications requiring larger Y Equivalent to MM54C04/MM74C04
noise immunity the MM74C14 or MM74C914 Hex Schmitt
Trigger is suggested.

Schematic and Connection Diagram

Dual-In-Line Package

TL/F/5975 1
TL/F/5975 2
Order Number CD4069UB

AC Test Circuits and Switching Time Waveforms

TL/F/5975 3
TL/F/5975 4

C1995 National Semiconductor Corporation TL/F/5975 RRD-B30M105/Printed in U. S. A.

 Absolute Maximum Ratings (Notes 1 & 2) Recommended Operating
If Military/Aerospace specified devices are required, Conditions (Note 2)
please contact the National Semiconductor Sales
DC Supply Voltage (VDD) 3V to 15VDC
Office/Distributors for availability and specifications.
Input Voltage (VIN) 0V to VDD VDC
DC Supply Voltage (VDD) b 0.5V to a 18 VDC
Operating Temperature Range (TA)
Input Voltage (VIN) b 0.5V to VDD a 0.5 VDC
CD4069UBM b 55 C to a 125 C
Storage Temperature Range (TS) b 65 C to a 150 C CD4069UBC b 40 C to a 85 C
Power Dissipation (PD)
Dual-In-Line 700 mW
Small Outline 500 mW
Lead Temperature (TL)
(Soldering, 10 seconds) 260 C

DC Electrical Characteristics CD4069UBM (Note 2)

b 55 C a 25 C a 125 C
Symbol Parameter Conditions Units
Min Max Min Typ Max Min Max
IDD Quiescent Device Current VDD e 5V, 0.25 0.25 7.5 mA
VIN e VDD or VSS
VDD e 10V, 0.5 0.5 15 mA
VIN e VDD or VSS
VDD e 15V, 1.0 1.0 30 mA
VIN e VDD or VSS
VOL Low Level Output Voltage lIOl k 1 mA
VDD e 5V 0.05 0 0.05 0.05 V
VDD e 10V 0.05 0 0.05 0.05 V
VDD e 15V 0.05 0 0.05 0.05 V
VOH High Level Output Voltage lIOl k 1 mA
VDD e 5V 4.95 4.95 5 4.95 V
VDD e 10V 9.95 9.95 10 9.95 V
VDD e 15V 14.95 14.95 15 14.95 V
VIL Low Level Input Voltage lIOl k 1 mA
VDD e 5V, VO e 4.5V 1.0 1.0 1.0 V
VDD e 10V, VO e 9V 2.0 2.0 2.0 V
VDD e 15V, VO e 13.5V 3.0 3.0 3.0 V
VIH High Level Input Voltage lIOl k 1 mA
VDD e 5V, VO e 0.5V 4.0 4.0 4.0 V
VDD e 10V, VO e 1V 8.0 8.0 8.0 V
VDD e 15V, VO e 1.5V 12.0 12.0 12.0 V
IOL Low Level Output Current VDD e 5V, VO e 0.4V 0.64 0.51 0.88 0.36 mA
(Note 3) VDD e 10V, VO e 0.5V 1.6 1.3 2.25 0.9 mA
VDD e 15V, VO e 1.5V 4.2 3.4 8.8 2.4 mA
IOH High Level Output Current VDD e 5V, VO e 4.6V b 0.64 b 0.51 b 0.88 b 0.36 mA
(Note 3) VDD e 10V, VO e 9.5V b 1.6 b 1.3 b 2.25 b 0.9 mA
VDD e 15V, VO e 13.5V b4.2 b 3.4 b 8.8 b 2.4 mA
IIN Input Current VDD e 15V, VIN e 0V b 0.10 b 10 b 5 b 0.10 b 1.0 mA
VDD e 15V, VIN e 15V 0.10 10b5 0.10 1.0 mA
Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices
should be operated at these limits. The table of Recommended Operating Conditions and Electrical Characteristics provides conditions for actual device
operation.
Note 2: VSS e 0V unless otherwise specified.
Note 3: IOH and IOL are tested one output at a time.

2
 DC Electrical Characteristics CD4069UBC (Note 2)
b 40 C a 25 C a 85 C
Symbol Parameter Conditions Units
Min Max Min Typ Max Min Max
IDD Quiescent Device Current VDD e 5V, 1.0 1.0 7.5 mA
VIN e VDD or VSS
VDD e 10V, 2.0 2.0 15 mA
VIN e VDD or VSS
VDD e 15V, 4.0 4.0 30 mA
VIN e VDD or VSS
VOL Low Level Output Voltage lIOl k 1 mA
VDD e 5V 0.05 0 0.05 0.05 V
VDD e 10V 0.05 0 0.05 0.05 V
VDD e 15V 0.05 0 0.05 0.05 V
VOH High Level Output Voltage lIOl k 1 mA
VDD e 5V 4.95 4.95 4.95 V
VDD e 10V 9.95 9.95 9.95 V
VDD e 15V 14.95 14.95 14.95 V
VIL Low Level Input Voltage lIOl k 1 mA
VDD e 5V, VO e 4.5V 1.0 1.0 1.0 V
VDD e 10V, VO e 9V 2.0 2.0 2.0 V
VDD e 15V, VO e 13.5V 3.0 3.0 3.0 V
VIH High Level Input Voltage lIOl k 1 mA
VDD e 5V, VO e 0.5V 4.0 4.0 4.0 V
VDD e 10V, VO e 1V 8.0 8.0 8.0 V
VDD e 15V, VO e 1.5V 12.0 12.0 12.0 V
IOL Low Level Output Current VDD e 5V, VO e 0.4V 0.52 0.44 0.88 0.36 mA
(Note 3) VDD e 10V, VO e 0.5V 1.3 1.1 2.25 0.9 mA
VDD e 15V, VO e 1.5V 3.6 3.0 8.8 2.4 mA
IOH High Level Output Current VDD e 5V, VO e 4.6V b 0.52 b 0.44 b 0.88 b 0.36 mA
(Note 3) VDD e 10V, VO e 9.5V b 1.3 b 1.1 b 2.25 b 0.9 mA
VDD e 15V, VO e 13.5V b3.6 b 3.0 b 8.8 b 2.4 mA
IIN Input Current VDD e 15V, VIN e 0V b 0.30 b 10 b 5 b 0.30 b 1.0 mA
VDD e 15V, VIN e 15V 0.30 10b5 0.30 1.0 mA

AC Electrical Characteristics*
TA e 25 C, CL e 50 pF, RL e 200 kX, tr and tf s 20 ns, unless otherwise specified

Symbol Parameter Conditions Min Typ Max Units

tPHL or tPLH Propagation Delay Time from VDD e 5V 50 90 ns
Input to Output VDD e 10V 30 60 ns
VDD e 15V 25 50 ns
tTHL or tTLH Transition Time VDD e 5V 80 150 ns
VDD e 10V 50 100 ns
VDD e 15V 40 80 ns
CIN Average Input Capacitance Any Gate 6 15 pF
CPD Power Dissipation Capacitance Any Gate (Note 4) 12 pF
*AC Parameters are guaranteed by DC correlated testing.
Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices
should be operated at these limits. The table of Recommended Operating Conditions and Electrical Characteristics provides conditions for actual device
operation.
Note 2: VSS e 0V unless otherwise specified.
Note 3: IOH and IOL are tested one output at a time.
Note 4: CPD determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics application
noteAN-90.

3
Typical Performance Characteristics
Power Dissipation vs Propagation Delay vs
Gate Transfer Characteristics Frequency Ambient Temperature

TL/F/5975 6
TL/F/59755 TL/F/5975 7
Propagation Delay vs Propagation Delay Time
Ambient Temperature vs Load Capacitance

TL/F/5975 8 TL/F/5975 9

4
Physical Dimensions inches (millimeters)

Ceramic Dual-In-Line Package (J)

Order Number CD4069UBMJ or CD4069UBCJ
NS Package Number J14A

5
CD4069UBM/CD4069UBC Inverter Circuits
Physical Dimensions inches (millimeters) (Continued)

Molded Dual-In-Line Package (N)

Order Number CD4069UBMN or CD4069UBCN
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONALS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.

National Semiconductor National Semiconductor National Semiconductor National Semiconductor

Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge @ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.