By: Armand Kenneth Estrella

B Y: A RM A ND KE NNE TH E S T RE L L A
Computer Architecture
Computer Architecture = ISA + MO
Instruction Set Architecture
What the execution can see as underlying hardware
Logical View
Machine Organization
How the hardware implements ISA?
Physical View
Impact of changing ISA
Early 1990s apple switched instruction set architecture of the Macintosh
From Motorola 68OOO-based machines
To PowerPC architecture
Intel 8Ox86 Family: many implementations of same architecture

Program written in 1978 for 8086 can be run on latest Pentium chip
Factors affecting ISA
Technology
Programming
Languages
Applications
Computer
Architecture
Operating history
System
Designing Computers
All computer more or less based on the same basic design, the Von Neumann Architecture
The Von Neumann Architecture
Model for designing and building computers, based on the following three characteristics:
1) The computer consists of four main sub-system:
Memory
ALU (Arithmetic/Logic Unit)
Control unit
Input/output System
2) Program is stored in memory during execution
3) Program instructions are executed sequentially
How does this all work together?
Program Execution:
-PC is set to the address where the first program instruction is store in memory.
- Repeat until Halt instruction or fatal error
Fetch instruction
Decode instruction
Execute instruction
End of loop
Simplified architecture
Central Processing Unit
Memory Subsystem
Memory, also Called RAM
- Consist of many memory cells of a fixed size. Each cell has an address associated
with it: 0,1.
- All accesses to memory are to a specified address. A cell is the maximum unit oaccess
- The time it takes to fetch/store a cell is the same for all cells.
When the computer is running , both
- Program
- Data (variables)
are store in the memory.
RAM
Need to distinguish between
-the address of a memory cell and
the content of a memory cell
Memory width (W):
- how many bits in each memory
cell, typically one byte (8 bits)
Address width(N):
- how many bits used to represent
each address, determines the
maximum memory size
- If address width is N-bits then
address space is 2(0,1,2n-1)
Memory Size/ Speed
Typical memory in a personal computer (PC):
- 64mb 256 MB
Memory sizes:
- Kilobyte (KB) = 210 = 1,024 bytes ~ 1 thousand
- Megabyte = 220 = 1,048,4567 bytes ~ 1 million
- Gigabyte (GB) = 230 = 1, 073,741, 824 byte ~ 1billion
Memory Access time (read from/ write to memory)
-50 -70 nanoseconds (1nsec. = 000000001 sec.)
RAM is
-volatile (can only store when power is on)
-relatively expensive
Operations on Memory
Fetch (Address):
- fetch copy of the content of memory cell with specified address
- none destructive, copies value in memory cell.
Store(address, value):
- Store the specified value into the memory cell specified by address
The memory system is interfaced via:
- memory address register
- memory data register
- fetch/store signal
Structure of the memory Subsystem
Fetch
- load address into a MAR
- copy the content of memory cell with
specified address into MDR.
Store
- load the address Into a mar
- load the value into MDR
- decode the address MAR
- copy the content of MDR into memory cell
with the specified address
Input / Output Subsystem
Handles devices that allow the compute system to:
- communicate and interact with outside world
- store information (mass- storage)
hard-drives , floppies
Mass- Storage Device Access Method:

- Direct access storage
- Sequential access storage
The ALU Subsystem
The ALU performs
- mathematical operation
- logic operation
In todays computer integrated into the CPU consists of:
- Circuit to do the arithmetic/logic operation
- Registers to store intermediate computation
- Bus that connect the two
Structure of the ALU
Register:
- very fast local memory cells, that store
operands of operations and intermediate results.
ALU circuitry:
- contains an array of circuit to do logical
operation
Bus:
- data path interconnecting the registers to
the ALU circuitry.
The control Unit
Program is stored in memory
- as machine language instruction, in binary
The task of the control unit is to execute program by repeatedly:
- Fetch from memory the next instruction to be executed.
- Decode it, that is, determine what is to be done.
- Execute it by issuing the appropriate signals to the ALU, memory, and I/O subsystems.
- Continues until the HALT instruction
Structure of the Control Unit
Pc (program counter):
- stories the address of the next instruction to fetch
IR (instruction register):
- stores the instruction fetched from memory
Instruction Decoder:
- decodes instruction and activates necessary circuitry
Fundamental Concepts
Processor (CPU): the active part of the computer , which does not all the work (data
manipulation and decision- making).
Data path: portion of the processor which contains required by the computer
Control: portion of the processor which tells the datapath what needs to be done
Fundamental Concepts
Instruction execution cycle :fetch,
decode execute.
Fetch: fetch next instruction ( using
PC) from memory inti IR.
Decode: decode the instruction
Execute: execute instruction.
END

By: Armand Kenneth Estrella

Uploaded by

Copyright:

Available Formats

By: Armand Kenneth Estrella

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

By: Armand Kenneth Estrella

Uploaded by

Copyright:

Available Formats

B Y: A RM A ND KE NNE TH E S T RE L L A

Intel 8Ox86 Family: many implementations of same architecture

Mass- Storage Device Access Method:

You might also like

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.