3310702fundamentals of Digital Electronics

Fundamental of Digital Electronics Course Code: 3310702
GUJARAT TECH OLOGICAL U IVERSITY, AHMEDABAD, GUJARAT

COURSE CURRICULUM
Course Title: Fundamental of Digital Electronics

(Code: 3310702)
Diploma Programmes in which this course is offered Semester in which offered
Computer Engineering, Information Technology, First Semester
Biomedical Engineering Second Semester
1. RATIO ALE
The objective of Fundamental of Digital Electronics is to make the students understand functioning of a
digital circuit. The course contains description of digital components using core structure of digital logic.
This includes number system, Logic gates, Boolean algebra, Combinational logic. This Course will
enable student to solve various Boolean expressions, to design and implement digital logic circuits.
2. LIST OF COMPETE CIES
The course content should be taught and implemented with the aim to develop different types of skills
leading to the achievement of the following competencies.
• Design sequential and combinational circuits of any electronic device.
3. TEACHI G A D EXAMI ATIO SCHEME
Teaching Scheme Total Credits Examination Scheme

(In Hours) (L+T+P) Total Marks
Theory Marks Practical Marks
L T P C ESE PA ESE PA
150
3 0 2 5 70 30 20 30
Legends: L-Lecture; T – Tutorial/Teacher Guided Theory Practice; P - Practical; C – Credit;

ESE – End Semester Examination; PA - Progressive Assessment.
GTU/ NITTTR Bhopal/12 Gujarat State

4. DETAILED COURSE CO TE TS
Unit Major Learning Outcomes Topics and Sub-topics
Unit – 1: Binary 1.1. Comprehend Number Binary Systems
Systems systems and binary codes Introduction of Digital Computers and
1.2. Convert Number systems Digital Systems
and its complements Binary umbers
Base Conversion
• BINARY
• DECIMAL
• HEX
• OCTAL
Complements
•R’s Complement
•2’ and 10’s Complement
•(R-1)’s Complement
•1’s and 9’s Complement
Binary Codes
•Decimal Codes
•Error Detection codes
•Reflected Code
Unit– 2: Binary 2.1. Explain Binary Logic Binary Logic And Boolean Algebra
Logic And 2.2. List and explain working Basic Binary logic
Boolean Algebra of Logic Gates Logic Gates
2.3. Solve Boolean algebra • AND , OR, INVERTER
2.4. Define and solve various Postulates
Boolean theorems Boolean algebra
2.5. Solve Boolean expression • Two value Boolean algebra
Basic theorems of Boolean algebra
De-Morgan’s Theorems
Boolean functions
Boolean forms
• Canonical
• Standard
Unit– 3: Boolean 3.1 Explain Boolean function Boolean Function Implementation
Function Implementation and Need for simplification
Implementation simplification K – Map method
•2 – Variable K – map
•3 – Variable K – map
•4 – variable K – map
K – Map using Don’t care condition
Universal Gates
•NAND Gate
•NOR Gate
NAND Implementation
NOR Implementation

Unit Major Learning Outcomes Topics and Sub-topics

Unit– 4: Basic 4.1 Explain Basic Basic Combinational Logic
Combinational Combinational Logic Design procedure of combinational logic
Logic 4.2 Design half adder, full Adder
adder, Half Subtractor & • Half Adder
full Subtractor • Full Adder
4.3 Explain multiplexer and Subtractor
demultiplexers • Half Subtractor
• Full Subtractor
Code Conversion
• BCD – Excess-3 conversion
Unit– 5: 5.1 Design MSI Combinational Combinational Logic Using MSI And LSI
Combinational Logic & LSI Binary Parallel Adder
Logic Using MSI 5.1 Implement combination Magnitude Comparator
And LSI logic circuit using mux • 2 Input Comparator
and Dmux Decoder
•2 – 4 Decoder
•3 – 8 Decoder
Encoder
• 4 – 2 Encoder
• 8 – 3 Encoder
Multiplexer
• 4 – 1 multiplexer
Demultiplexers
• 1 – 4 Demultiplexers
5. SUGGESTED SPECIFICATIO TABLE WITH HOURS & MARKS (THEORY)
Distribution of Theory Marks

Unit Unit Title Teaching
o. Hours R U A Total
Level Level Level
1. Binary Systems 06 2 4 4 10
2. Binary Logic and Boolean 08 2 4 6
12
algebra
3. Boolean function 08 4 4 6
14
Implementation
4. Basic Combinational Logic 10 4 6 6 16
5. Combinational Logic Using MSI 10 4 6 8
18
and LSI
Total 42 16 24 30 70
Legends:
R = Remembrance; U = Understanding; A = Application and above levels (Revised Bloom’s taxonomy

6. SUGGESTED LIST OF PRACTICALS

The experiments should be properly designed and implemented with an attempt to develop different types
of skills leading to the achievement of the competency .
Unit
S. o. Practical’s
o.
1 1 Convert Number system to another (HEX ,OCTAL,DECIMAL,BINARY)
2 1 Calculate R’s and (R-1)’s Complements
3 2 Realize the basic logic gates.
4 2 Realize the NAND gate as a universal building block.
5 2 Realize the NOR gate as a universal building block.
6 3 Simplify and design Boolean expression using basic logic gates
7 3 Simplify and design Boolean expression using Universal gates
8 4 Design and implement Half Adder and full adder circuit.
9 4 Design and implement Half Subtractor and full Subtractor circuit.
10 5 Realize the Binary Parallel Adder circuit
11 5 Realize Multiplexer and Demultipxer circuit
12 5 Realize Decoder and Encoder circuit
7. SUGGESTED LIST OF PROPOSED STUDE T ACTIVITIES

Following is the list of proposed student activities like: course/topic based seminars, internet based
assignments, teacher guided self learning activities, course/library/internet/lab based mini-projects etc.
These could be individual or group-based.
8. SUGGESTED LEAR I G RESOURCES

A. List of Books
S. o. Author Title of Books Publication
1 Mano M. Morris Digital logic and Computer Pearson publication, Latest Edition
Design ISBN: 81-203-0417-9
2 Jain R.P. Modern Digital Electronics Tata McGraw-Hills publication, Latest
Edition
3 Malvino & Digital electronics Principles Tata McGraw-Hills publication, Latest
Leech Edition
4 Anand Kumar Fundamentals of Digital Prentice-Hall of India, Latest Edition
Circuits
B. List of Major Equipment/ Instrument

i). Binary to Decimal Converter & Decimal to Binary Converter
ii). Binary to Gray code Converter & Gray to Binary code Converter
iii).BCD to Seven Segment Decoder (Common Cathode Display)
iv).Basic Logic Gates using Diode & Transistor
v). AND, OR, NOT Gate Characteristics kit
vi). OR,NOR,EX-OR Gate Characteristics kit
vii). De-Morgan’s Theorem kit
viii). NAND & NOR as Universal Gate
ix).Flip-Flop Trainer ( D, T, JK, MS Types )
x). Multiplexer / De-multiplexer using Gates

xi).Half & Full Adder
xii).Half & Full Sub tractor
xiii). A To D Converter using Successive Approximation Method / D to A Converter using Binary
Weighed Method (4 bit )
xiv).Parity Generator / Even & Odd parity Checker
xv). Bread Board Trainer (For Digital IC’s)
C. List of Software/Learning Websites
i). Digital Electronics Tutorial
ii). http://www.asic-world.com/digital/tutorial.html
9. COURSE CURRICULUM DEVELOPME T COMMITTEE
Faculty Members from Polytechnics

i) M.P.PARMAR, Incharge Head and Senior Lecturer, Information Technology Department,
Government Polytechnic, Ahmedabad
ii)M.D.PATEL, Incharge Head and Senior Lecturer, Information Technology Department Dr. S. S.
Gandhy College Surat.
Co-ordinator and Faculty Member from ITTTR Bhopal

i). Dr.Shailendra Singh, Professor, Dept. of Computer Engineering & Application, NITTTR, Shamla
Hills, Bhopal
ii).Dr.K.James Mathai, Associate Professor, Dept. of Computer Engineering & Application, NITTTR,
Shamla Hills, Bhopal

3310702fundamentals of Digital Electronics

Uploaded by

Copyright:

Available Formats

3310702fundamentals of Digital Electronics

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

3310702fundamentals of Digital Electronics

Uploaded by

Copyright:

Available Formats

Fundamental of Digital Electronics Course Code: 3310702

GUJARAT TECH OLOGICAL U IVERSITY, AHMEDABAD, GUJARAT

Course Title: Fundamental of Digital Electronics

Diploma Programmes in which this course is offered Semester in which offered

Computer Engineering, Information Technology, First Semester

Biomedical Engineering Second Semester

2. LIST OF COMPETE CIES

3. TEACHI G A D EXAMI ATIO SCHEME

Teaching Scheme Total Credits Examination Scheme

Legends: L-Lecture; T – Tutorial/Teacher Guided Theory Practice; P - Practical; C – Credit;

GTU/ NITTTR Bhopal/12 Gujarat State

GTU/ NITTTR Bhopal/12 Gujarat State

Unit Major Learning Outcomes Topics and Sub-topics

5. SUGGESTED SPECIFICATIO TABLE WITH HOURS & MARKS (THEORY)

Distribution of Theory Marks

GTU/ NITTTR Bhopal/12 Gujarat State

6. SUGGESTED LIST OF PRACTICALS

7. SUGGESTED LIST OF PROPOSED STUDE T ACTIVITIES

8. SUGGESTED LEAR I G RESOURCES

B. List of Major Equipment/ Instrument

x). Multiplexer / De-multiplexer using Gates

C. List of Software/Learning Websites

i). Digital Electronics Tutorial

9. COURSE CURRICULUM DEVELOPME T COMMITTEE

Faculty Members from Polytechnics

Co-ordinator and Faculty Member from ITTTR Bhopal

GTU/ NITTTR Bhopal/12 Gujarat State

You might also like

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.