EVALUATION KIT AVAILABLE

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with

ModelGauge and Low-Battery Alert

General Description Features

The MAX17043/MAX17044 are ultra-compact, low-cost, ●● Host-Side or Battery-Side Fuel Gauging
host-side fuel-gauge systems for lithium-ion (Li+) batter- • 1 Cell (MAX17043)
ies in handheld and portable equipment. The MAX17043 • 2 Cell (MAX17044)
is configured to operate with a single lithium cell and the ●● Precision Voltage Measurement
MAX17044 is configured for a dual-cell 2S pack. • ±12.5mV Accuracy to 5.00V (MAX17043)
The MAX17043/MAX17044 use a sophisticated Li+ bat- • ±30mV Accuracy to 10.00V (MAX17044)
tery-modeling scheme, called ModelGauge™ to track
●● Accurate Relative Capacity (RSOC) Calculated from
the battery’s relative state-of-charge (SOC) continuously
ModelGauge Algorithm
over a widely varying charge/discharge profile. Unlike
traditional fuel gauges, the ModelGauge algorithm elimi- ●● No Offset Accumulation on Measurement
nates the need for battery relearn cycles and an external ●● No Full-to-Empty Battery Relearning Necessary
current-sense resistor. Temperature compensation is pos- ●● No Sense Resistor Required
sible in the application with minimal interaction between a
●● External Alarm/Interrupt for Low-Battery Warning
μC and the device.
The IC can be located on the system side, reducing cost ●● 2-Wire Interface
and supply chain constraints on the battery. Measurement ●● Low Power Consumption
and estimated capacity data sets are accessed through ●● Tiny, Lead(Pb)-Free, 8-Pin, 2mm x 3mm TDFN
an I2C interface. The MAX17043/MAX17044 are avail- Package or Tiny 0.4mm Pitch 9-Bump UCSP Package
able in either a 0.4mm pitch 9-bump UCSP™ or 2mm x
3mm, 8-pin TDFN lead-free package. Ordering Information
PART TEMP RANGE PIN-PACKAGE
Applications
MAX17043G+U -20°C to +70°C 8 TDFN-EP*
●● Smartphones, Tablets
MAX17043G+T -20°C to +70°C 8 TDFN-EP*
●● Health and Fitness Monitors
MAX17043X+ -20°C to +70°C 9 UCSP
●● Digital Still, Video, and Action Cameras
●● Medical Devices MAX17043X+T10 -20°C to +70°C 9 UCSP
●● Handheld Computers and Terminals MAX17044G+U -20°C to +70°C 8 TDFN-EP*
●● Wireless Speakers MAX17044G+T -20°C to +70°C 8 TDFN-EP*
MAX17044X+ -20°C to +70°C 9 UCSP
ModelGauge is a trademark of Maxim Integrated Products, Inc.
UCSP is a trademark of Maxim Integrated Products, Inc. MAX17044X+T10 -20°C to +70°C 9 UCSP
+Denotes a lead(Pb)-free/RoHS-compliant package.
Visit www.maximintegrated.com/products/patents for product
patent marking information. T = Tape and reel.
*EP = Exposed pad.
Simple Fuel-Gauge Circuit Diagram

150Ω 4.7kΩ
1kΩ
SYSTEM
CELL VDD µP
ALRT INTERRUPT
MAX17043
MAX17044
Li+
PROTECTION 1µF QSTRT
CIRCUIT CTG SDA I2C BUS
GND SCL MASTER
EP
10nF

19-4811; Rev 7; 1/17

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

Absolute Maximum Ratings

Voltage on CTG Pin Relative to VGND....................-0.3V to +12V Storage Temperature Range
Voltage on CELL Pin Relative to VGND..................-0.3V to +12V (TA = 0°C to +70°C (Note 10)).......................-55°C to +125°C
Voltage on All Other Pins Relative to VGND..............-0.3V to +6V Lead Temperature (TDFN soldering only, 10s) ...............+300°C
Operating Temperature Range..............................-40°C to +85°C Soldering Temperature (reflow) .......................................+260°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.

Electrical Characteristics Recommended DC Operating Conditions

(2.5V ≤ VDD ≤ 4.5V, TA = -20°C to +70°C, unless otherwise noted.)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Supply Voltage VDD (Note 1) +2.5 +4.5 V
SCL, SDA,
Data I/O Pins QSTRT, (Note 1) -0.3 +5.5 V
ALRT
MAX17043 CELL Pin VCELL (Note 1) -0.3 +5.0 V
MAX17044 CELL Pin VCELL (Note 1) -0.3 +10.0 V

DC Electrical Characteristics
(2.5V ≤ VDD ≤ 4.5V, TA = -20°C to +70°C, unless otherwise noted. Contact Maxim for VDD greater than 4.5V.)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Active Current IACTIVE 50 75 µA
VDD = 2.0V 0.5 1.0
Sleep-Mode Current (Note 2) ISLEEP µA
1 3
VDD = 3.6V at +25°C -1 +1
Time-Base Accuracy tERR TA = 0°C to +70°C (Note 10) -2 +2 %
TA = -20°C to +70°C -3 +3
MAX17043 Voltage- TA = +25°C, VIN = VDD -12.5 +12.5
mV
Measurement Error -30 +30
VGERR
MAX17044 Voltage- TA = +25°C, 5.0V < VIN < 9.0V -30 +30
mV
Measurement Error 5.0 < VIN < 9.0 -60 +60
CELL Pin Input Impedance RCELL 15 MΩ
Input Logic-High:
VIH (Note 1) 1.4 V
SCL, SDA, QSTRT
Input Logic-Low:
VIL (Note 1) 0.5 V
SCL, SDA, QSTRT
Output Logic-Low: SDA VOL IOL = 4mA (Note 1) 0.4 V
Output Logic-Low: ALRT VOL-ALRT IOL-ALRT = 2mA (Note 1) 0.4 V
Pulldown Current: SCL, SDA IPD VDD = 4.5V, VPIN = 0.4V 0.2 µA
Input Capacitance: SCL, SDA CBUS 50 pF
Bus Low Timeout tSLEEP (Note 3) 1.75 2.5 s
Mode Transition tTRAN (Note 4) 1 ms

www.maximintegrated.com Maxim Integrated │  2

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

Electrical Characteristics: 2-Wire Interface

(2.5V ≤ VDD ≤ 4.5V, TA = -20°C to +70°C, unless otherwise noted.)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

SCL Clock Frequency fSCL (Note 5) 0 400 kHz
Bus Free Time Between a STOP
tBUF 1.3 µs
and START Condition
Hold Time (Repeated)
tHD:STA (Note 5) 0.6 µs
START Condition
Low Period of SCL Clock tLOW 1.3 µs
High Period of SCL Clock tHIGH 0.6 µs
Setup Time for a Repeated
tSU:STA 0.6 µs
START Condition
Data Hold Time tHD:DAT (Notes 6, 7) 0 0.9 µs
Data Setup Time tSU:DAT (Note 6) 100 ns
Rise Time of Both SDA 20 +
tR 300 ns
and SCL Signals 0.1CB
Fall Time of Both SDA 20 +
tF 300 ns
and SCL Signals 0.1CB
Setup Time for STOP Condition tSU:STO 0.6 µs
Spike Pulse Widths Suppressed
tSP (Note 8) 0 50 ns
by Input Filter
Capacitive Load for Each
CB (Note 9) 400 pF
Bus Line
SCL, SDA Input Capacitance CBIN 60 pF

Note 1: All voltages are referenced to GND.

Note 2: SDA, SCL = GND; QSTRT, ALRT idle.
Note 3: The MAX17043/MAX17044 enter Sleep mode 1.75s to 2.5s after (SCL < VIL) AND (SDA < VIL).
Note 4: Time to enter sleep after Sleep command is sent. Time to exit sleep on rising edge of SCL or SDA.
Note 5: fSCL must meet the minimum clock low time plus the rise/fall times.
Note 6: The maximum tHD:DAT has only to be met if the device does not stretch the low period (tLOW) of the SCL signal.
Note 7: This device internally provides a hold time of at least 75ns for the SDA signal (referred to the VIHMIN of the SCL signal) to
bridge the undefined region of the falling edge of SCL.
Note 8: Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.
Note 9: CB—total capacitance of one bus line in pF.
Note 10: Applies to 8-pin TDFN-EP package type only.

www.maximintegrated.com Maxim Integrated │  3

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

QUIESCENT CURRENT SIMPLE C/2 RATE CYCLES*

vs. SUPPLY VOLTAGE SOC ACCURACY
MAX17043/4 toc02
100 100 10

MAX17043/4 toc01
MAX17043/
90 8
MAX17044 SOC:
80 TA = +70°C 80 DASHED LINE 6
QUIESCENT CURRENT (µA)

TA = +25°C

STATE OF CHARGE (%)

70 4

SOC ERROR (%)

60 60 2
50 0
40 40 -2
30 -4
20 TA = -20°C 20 -6
10 REFERENCE SOC: ERROR (%) -8
SOLID LINE
0 0 -10
0 1 2 3 4 5 0 2 4 6 8 10 12
VDD (V) TIME (h)

SIMPLE C/4 RATE CYCLES* MAX17043 VOLTAGE ADC ERROR

SOC ACCURACY vs. TEMPERATURE
MAX17043/4 toc03
100 10 20

MAX17043/4 toc04
MAX17043/
90 MAX17044 SOC: 8 15 VCELL = 4.2V
80 DASHED LINE 6
VOLTAGE ADC ERROR (mV)

10
STATE OF CHARGE (%)

70 4
SOC ERROR (%)

5 VCELL = 3.0V
60 2
50 0 0
40 -2 -5
30 -4 VCELL = 3.6V
-10
20 ERROR (%) -6
REFERENCE SOC: -15
10 -8
SOLID LINE
0 -10 -20
0 2 4 6 8 10 12 14 16 18 20 22 -40 -15 10 35 60 85
TIME (hr) TEMPERATURE (°C)

C/2 RATE ZIGZAG PATTERN*

SOC ACCURACY
MAX17043/4 toc05
100 10
MAX17043/MAX17044 SOC:
90 DASHED LINE 8
80 6
ERROR (%)
STATE OF CHARGE (%)

70 4
SOC ERROR (%)

60 2
50 0
40 -2
30 -4
20 -6
10 REFERENCE SOC: -8
SOLID LINE
0 -10
0 4 8 12 16 20 22
TIME (hr)
* Sample accuracy with custom configuration data programmed into the IC.

www.maximintegrated.com Maxim Integrated │  4

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

Pin Configurations

TOP VIEW
SDA SCL QSTRT ALRT
TOP VIEW
8 7 6 5 MAX17043
(BUMPS ON BOTTOM) MAX17044
1 2 3
+
MAX17043 A SDA SCL CTG
MAX17044

B QSTRT N.C. CELL

+

1 2 3 4
C ALRT VDD GND
CTG CELL VDD GND

TDFN
(2mm x 3mm) UCSP

Pin Description
PIN
NAME FUNCTION
UCSP TDFN
Serial Data Input/Output. Open-drain 2-wire data line. Connect this pin to the DATA signal of the
A1 8 SDA
2-wire interface. This pin has a 0.2µA typical pulldown to sense disconnection.
Serial Clock Input. Input only 2-wire clock line. Connect this pin to the CLOCK signal of the 2-wire
A2 7 SCL
interface. This pin has a 0.2µA typical pulldown to sense disconnection.
A3 1 CTG Connect to Ground. Connect to VSS during normal operation.
B1 6 QSTRT Quick-Start Input. Allows reset of the device through hardware. Connect to GND if not used.
B2 N.C. No connect. Do not connect.
B3 2 CELL Battery Voltage Input. The voltage of the cell pack is measured through this pin.
Alert Output. Active-low interrupt signaling low state of charge. Connect to interrupt input of the
C1 5 ALRT
system microprocessor.
Power-Supply Input. 2.5V to 4.5V input range. Connect to system power through a decoupling
C2 3 VDD
network. Connect a 10nF typical decoupling capacitor close to pin.
C3 4 GND Ground. Connect to the negative power rail of the system.
— — EP Exposed Pad (TDFN only). Connect to ground.

www.maximintegrated.com Maxim Integrated │  5

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

SDA

tF
tF tSP tR tBUF
tSU:DAT
tLOW tR tHD:STA

SCL

tHD:STA tSU:STA tSU:STO

tHD:DAT
S Sr P S

Figure 1. 2-Wire Bus Timing Diagram

Detailed Description coulomb counters, which suffer from SOC drift caused by
Figure 1 shows the 2-wire bus timing diagram, and current-sense offset and cell self-discharge. This model
Figure 2 is the MAX17043/MAX17044 block diagram. provides good performance for many Li+ chemistry vari-
ants across temperature and age. To achieve optimum
ModelGauge Theory of Operation performance, the MAX17043/MAX17044 must be pro-
grammed with configuration data custom to the applica-
The MAX17043/MAX17044 use a sophisticated battery
tion. Contact the factory for details.
model that determines the SOC of a nonlinear Li+ battery.
The model effectively simulates the internal dynamics of a
Fuel-Gauge Performance
Li+ battery and determines the SOC. The model consid-
ers the time effects of a battery caused by the chemical The classical coulomb-counter-based fuel gauges suffer
reactions and impedance in the battery. The MAX17043/ from accuracy drift due to the accumulation of the offset
MAX17044 SOC calculation does not accumulate error error in the current-sense measurement. Although the
with time. This is advantageous compared to traditional error is often very small, the error increases over time in
such systems, cannot be eliminated, and requires peri-
odic corrections. The corrections are usually performed
MAX17043
on a predefined SOC level near full or empty. Some other
VDD MAX17044 systems use the relaxed battery voltage to perform cor-
rections. These systems determine the true SOC based
BIAS TIME BASE
(32kHz) on the battery voltage after a long time of no activity. Both
have the same limitation: if the correction condition is not
VOLTAGE
REFERENCE observed over time in the actual application, the error in
STATE CTG the system is boundless. In some systems, a full-charge/
ADC (VCELL) MACHINE QSTRT discharge cycle is required to eliminate the drift error. To
(SOC, RATE) ALRT
determine the true accuracy of a fuel gauge, as expe-
CELL rienced by end users, the battery should be exercised
IC
GND GROUND SDA
2-WIRE in a dynamic manner. The end-user accuracy cannot
INTERFACE SCL
be understood with only simple cycles. MAX17043/
MAX17044 do not suffer from the drift problem since they
do not rely on the current information.
Figure 2. Block Diagram

www.maximintegrated.com Maxim Integrated │  6

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

IC Power-Up If the first SOC calculation is below the threshold setting,

When the battery is first inserted into the system, there is an interrupt is generated. Entering Sleep mode does not
no previous knowledge about the battery’s SOC. The IC clear the interrupt.
assumes that the battery has been in a relaxed state for
the previous 30min. The first A/D voltage measurement is
Sleep Mode
translated into a best “first guess” for the SOC. Initial error Holding both SDA and SCL logic-low forces the MAX17043/
caused by the battery not being in a relaxed state fades MAX17044 into Sleep mode. While in Sleep mode, all IC
over time, regardless of cell loading following this initial operations are halted and power drain of the IC is greatly
conversion. Because the SOC determination is conver- reduced. After exiting Sleep mode, fuel-gauge operation
gent rather than divergent (as in a coulomb counter), this continues from the point it was halted. SDA and SCL must
initial error does not have a longlasting impact. be held low for at least 2.5s to guarantee transition into
Sleep mode. Afterwards, a rising edge on either SDA or
Quick-Start SCL immediately transitions the IC out of Sleep mode.
A quick-start allows the MAX17043/MAX17044 to restart Alternatively, Sleep mode can be entered by setting the
fuel-gauge calculations in the same manner as initial pow- SLEEP bit in the CONFIG register to logic 1 through I2C
er-up of the IC. For example, if an application’s power-up communication. If the SLEEP bit is set to logic 1, the only
sequence is exceedingly noisy such that excess error way to exit Sleep mode is to write SLEEP to logic 0 or
is introduced into the IC’s “first guess” of SOC, the host power-on reset the IC.
can issue a quick-start to reduce the error. A quick-start
is initiated by a rising edge on the QSTRT pin, or through Power-On Reset (POR)
software by writing 4000h to the MODE register. Writing a value of 0054h to the COMMAND register
causes the MAX17043/MAX17044 to completely reset as
ALERT Interrupt if power had been removed. The reset occurs when the
The MAX17043/MAX17044 have an interrupt feature that last bit has been clocked in. The IC does not respond with
alerts a host microprocessor whenever the cell’s state of an I2C ACK after this command sequence.
charge, as defined by the SOC register, falls below a pre-
defined alert threshold set at address 0Dh of the CONFIG Registers
register. All host interaction with the MAX17043/MAX17044 is han-
When an alert is triggered, the IC drives the ALRT pin to dled by writing to and reading from register locations. The
logic-low and sets the ALRT bit in the CONFIG register MAX17043/MAX17044 have six 16-bit registers: SOC,
to logic 1. The ALRT pin remains logic-low until the host VCELL, MODE, VERSION, CONFIG, and COMMAND.
software writes the ALRT bit to logic 0 to clear the inter- Register reads and writes are only valid if all 16 bits are
rupt. Clearing the ALRT bit while SOC is below the alert transferred. Any write command that is terminated early
threshold does not generate another interrupt. The SOC is ignored. The function of each register is described
register must first rise above and then fall below the alert as follows. All remaining address locations not listed in
threshold value before another interrupt is generated. Table 1 are reserved. Data read from reserved locations
Note that the alert function is not disabled at IC powerup. is undefined.

Table 1. Register Summary

ADDRESS READ/ DEFAULT
REGISTER DESCRIPTION
(HEX) WRITE (HEX)
02h–03h VCELL Reports 12-bit A/D measurement of battery voltage. R —
04h–05h SOC Reports 16-bit SOC result calculated by ModelGauge algorithm. R —
06h–07h MODE Sends special commands to the IC. W —
08h–09h VERSION Returns IC version. R —
Battery compensation. Adjusts IC performance based on
0Ch–0Dh CONFIG R/W 971Ch
application conditions.
FEh–FFh COMMAND Sends special commands to the IC. W —

www.maximintegrated.com Maxim Integrated │  7

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

VCELL Register Table 2. MODE Register Commands

Battery voltage is measured at the CELL pin input VALUE COMMAND DESCRIPTION
with respect to GND over a 0 to 5.00V range for the
See the Quick-Start
MAX17043 and 0 to 10.00V for the MAX17044 with 4000h Quick-Start
description section.
resolutions of 1.25mV and 2.50mV, respectively. The A/D
calculates the average cell voltage for a period of 125ms
after IC POR and then for a period of 500ms for every MODE Register
cycle afterwards. The VCELL register requires 500ms to The MODE register allows the host processor to send
update after exiting Sleep mode. The result is placed in special commands to the IC (Table 2). Valid MODE reg-
the VCELL register at the end of each conversion period. ister write values are listed as follows. All other MODE
Figure 3 shows the VCELL register format. register values are reserved.

SOC Register VERSION Register

The SOC register is a read-only register that displays The VERSION register is a read-only register that con-
the state of charge of the cell as calculated by the tains a value indicating the production version of the
ModelGauge algorithm. The result is displayed as a MAX17043/MAX17044.
percentage of the cell’s full capacity. This register auto-
matically adapts to variation in battery size since the CONFIG Register
MAX17043/MAX17044 naturally recognize relative SOC. The CONFIG register compensates the ModelGauge
Units of % can be directly determined by observing only algorithm, controls the alert interrupt feature, and forces
the high byte of the SOC register. The low byte provides the IC into Sleep mode through software. The format of
additional resolution in units 1/256%. The reported SOC CONFIG is shown in Figure 5.
also includes residual capacity, which might not be avail-
able to the actual application because of early termination
CONFIG
voltage requirements. When SOC() = 0, typical applica- CONFIG is an 8-bit value that can be adjusted to optimize
tions have no remaining capacity. IC performance for different lithium chemistries or differ-
ent operating temperatures. Contact Maxim for instruc-
The first update occurs within 250ms after POR of the IC. tions for optimization. The power-up default value for
Subsequent updates occur at variable intervals depending CONFIG is 97h.
on application conditions. ModelGauge calculations out-
side the register are clamped at minimum and maximum
register limits. Figure 4 shows the SOC register format.

MSB—ADDRESS 02h LSB—ADDRESS 03h

211 210 29 28 27 26 25 24 23 22 21 20 0 0 0 0
MSB LSB MSB LSB
0: BITS ALWAYS READ LOGIC 0 UNITS: 1.25mV FOR MAX17043
2.50mV FOR MAX17044

Figure 3. VCELL Register Format

MSB—ADDRESS 04h LSB—ADDRESS 05h

27 26 25 24 23 22 21 20 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8
MSB LSB MSB LSB
UNITS: 1.0%

Figure 4. SOC Register Format

www.maximintegrated.com Maxim Integrated │  8

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

MSB—ADDRESS 0Ch LSB—ADDRESS 0Dh

RCOMP RCOMP RCOMP RCOMP RCOMP RCOMP RCOMP RCOMP ATHD ATHD ATHD ATHD ATHD
SLEEP X ALRT
27 26 25 24 23 22 21 20 24 23 22 21 20
MSB LSB MSB LSB
ATHD UNITS: 1 LSB = 2’S COMPLEMENT 1%
ATHD RANGE: 11111b = 1%
00000b = 32%

Figure 5. CONFIG Register Format

SLEEP (Sleep Bit) ATHD (Alert Threshold)

Writing SLEEP to logic 1 forces the ICs into Sleep mode. The alert threshold is a 5-bit value that sets the state of
Writing SLEEP to logic 0 forces the ICs to exit Sleep charge level where an interrupt is generated on the ALRT
mode. The power-up default value for SLEEP is logic 0. pin. The alert threshold has an LSb weight of 1% and can
be programmed from 1% up to 32%. The threshold value
X (Don’t Care) is stored in two’s-complement form (00000 = 32%, 00001
This bit reads as either a logic 0 or logic 1. This bit cannot = 31%, 00010 = 30%, 11111 = 1%). The power-up default
be written. value for ATHD is 4% or 1Ch.
ALRT (ALERT Flag) COMMAND Register
This bit is set by the IC when the SOC register value The COMMAND register allows the host processor to
falls below the alert threshold setting and an interrupt is send special commands to the IC. Valid COMMAND
generated. This bit can only be cleared by software. The register write values are listed as follows. All other
power-up default value for ALRT is logic 0. COMMAND register values are reserved. Table 3 shows
COMMAND register commands.
Table 3. COMMAND Register Commands
Application Examples
VALUE COMMAND DESCRIPTION
The MAX17043/MAX17044 have a variety of configura-
0054h POR
See the Power-On Reset tions, depending on the application. Table 4 shows the
(POR) section. most common system configurations and the proper pin
connections for each.

Table 4. Possible Application Configurations

SYSTEM CONFIGURATION IC VDD ALRT QSTRT
1S Pack-Side Location MAX17043 Power directly from battery Leave unconnected Connect to GND
1S Host-Side Location MAX17043 Power directly from battery Leave unconnected Connect to GND
1S Host-Side Location, Connect to system
MAX17043 Power directly from battery Connect to GND
Low Cell Interrupt interrupt
1S Host-Side Location, Connect to rising-edge
MAX17043 Power directly from battery Leave unconnected
Hardware Quick-Start reset signal
Power from +2.5V to +4.5V
2S Pack-Side Location MAX17044 Leave unconnected Connect to GND
LDO in pack
Power from +2.5V to +4.5V
2S Host-Side Location MAX17044 Leave unconnected Connect to GND
LDO or PMIC
2S Host-Side Location, Power from +2.5V to +4.5V Connect to system
MAX17044 Connect to GND
Low Cell Interrupt LDO or PMIC interrupt
2S Host-Side Location, Power from +2.5V to +4.5V Connect to rising-edge
MAX17044 Leave unconnected
Hardware Quick-Start LDO or PMIC reset signal

www.maximintegrated.com Maxim Integrated │  9

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

BATTERY SYSTEM
SYSTEM VDD
PACK+

150Ω 4.7kΩ
1kΩ
SYSTEM µP
CELL VDD
ALRT INTERRUPT
INPUT

PROTECTION IC MAX17043
(Li+/POLYMER)
1µF QSTRT
CTG SDA I2C BUS
GND SCL MASTER
EP
10nF
SYSTEM GND
PACK-

Figure 6. MAX17043 Application Example with Alert Interrupt

BATTERY SYSTEM
SYSTEM VDD
PACK+

1kΩ SYSTEM PMIC

CELL VDD 3.3V OUTPUT

QSTRT WATCHDOG

PROTECTION IC MAX17044
(Li+/POLYMER)
1µF ALRT SDA I2C BUS
CTG SCL MASTER

GND
EP SYSTEM µP

SYSTEM GND
PACK-

Figure 7. MAX17044 Application Example with Hardware Reset

Figure 6 shows an example application for a 1S cell pack. Figure 7 shows a MAX17044 example application using
The MAX17043 is mounted on the system side and pow- a 2S cell pack. The MAX17044 is mounted on the sys-
ered directly from the cell pack. The external RC networks tem side and powered from a 3.3V supply generated
on VDD and CELL provide noise filtering of the IC power by the system. The CELL pin is still connected directly
supply and A/D measurement. In this example, the ALRT to PACK+ through an external noise filter. The ALRT
pin is connected to the microprocessor’s interrupt input pin is left unconnected because the interrupt feature is
to allow the MAX17043 to signal when the battery is low. not used in this application. After power is supplied, the
The QSTRT pin is unused in this application, so it is tied system watchdog generates a low-to-high transition on
to GND. the QSTRT pin to signal the MAX17044 to perform a
quick-start.

www.maximintegrated.com Maxim Integrated │  10

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

2-Wire Bus System Acknowledge Bits

The 2-wire bus system supports operation as a slave-only Each byte of a data transfer is acknowledged with an
device in a single or multislave, and single or multimaster acknowledge bit (A) or a no-acknowledge bit (N). Both
system. Slave devices can share the bus by uniquely the master and the MAX17043 slave generate acknowl-
setting the 7-bit slave address. The 2-wire interface edge bits. To generate an acknowledge, the receiving
consists of a serial-data line (SDA) and serialclock line device must pull SDA low before the rising edge of the
(SCL). SDA and SCL provide bidirectional communication acknowledge-related clock pulse (ninth pulse) and keep it
between the MAX17043/MAX17044 slave device and a low until SCL returns low. To generate a no-acknowledge
master device at speeds up to 400kHz. The MAX17043/ (also called NAK), the receiver releases SDA before the
MAX17044s’ SDA pin operates bidirectionally; that is, rising edge of the acknowledge-related clock pulse and
when the MAX17043/MAX17044 receive data, SDA oper- leaves SDA high until SCL returns low. Monitoring the
ates as an input, and when the MAX17043/MAX17044 acknowledge bits allows for detection of unsuccessful
return data, SDA operates as an open-drain output, data transfers. An unsuccessful data transfer can occur
with the host system providing a resistive pullup. The if a receiving device is busy or if a system fault has
MAX17043/MAX17044 always operate as a slave device, occurred. In the event of an unsuccessful data transfer,
receiving and transmitting data under the control of a the bus master should reattempt communication.
master device. The master initiates all transactions on the
bus and generates the SCL signal, as well as the START
Data Order
and STOP bits, which begin and end each transaction. A byte of data consists of 8 bits ordered most significant
bit (MSb) first. The least significant bit (LSb) of each
Bit Transfer byte is followed by the acknowledge bit. The MAX17043/
One data bit is transferred during each SCL clock cycle, MAX17044 registers composed of multibyte values are
with the cycle defined by SCL transitioning low-to-high ordered MSb first. The MSb of multibyte registers is
and then high-to-low. The SDA logic level must remain stored on even data-memory addresses.
stable during the high period of the SCL clock pulse.
Any change in SDA when SCL is high is interpreted as a
Slave Address
START or STOP control signal. A bus master initiates communication with a slave device
by issuing a START condition followed by a slave address
Bus Idle (SAddr) and the read/write (R/W) bit. When the bus is
The bus is defined to be idle, or not busy, when no master idle, the MAX17043/MAX17044 continuously monitor for
device has control. Both SDA and SCL remain high when a START condition followed by its slave address. When
the bus is idle. The STOP condition is the proper method the MAX17043/MAX17044 receive a slave address that
to return the bus to the idle state. matches the value in the slave address register, they
respond with an acknowledge bit during the clock period
START and STOP Conditions following the R/W bit. The 7-bit slave address is fixed to
The master initiates transactions with a START condition 6Ch (write)/6Dh (read):
(S) by forcing a high-to-low transition on SDA while SCL
is high. The master terminates a transaction with a STOP MAX17043/MAX17044
0110110
SLAVE ADDRESS
condition (P), a low-to-high transition on SDA while SCL
is high. A Repeated START condition (Sr) can be used in Read/Write Bit
place of a STOP then START sequence to terminate one
The R/W bit following the slave address determines the
transaction and begin another without returning the bus to
data direction of subsequent bytes in the transfer. R/W = 0
the idle state. In multimaster systems, a Repeated START
selects a write transaction, with the following bytes being
allows the master to retain control of the bus. The START
written by the master to the slave. R/W = 1 selects a read
and STOP conditions are the only bus activities in which
transaction, with the following bytes being read from the
the SDA transitions when SCL is high.
slave by the master. (Table 5).

www.maximintegrated.com Maxim Integrated │  11

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

Table 5. 2-Wire Protocol Key

KEY DESCRIPTION KEY DESCRIPTION
S START bit Sr Repeated START
SAddr Slave address (7 bit) W R/W bit = 0
MAddr Memory address byte P STOP bit
Data Data byte written by master Data Data byte returned by slave
A Acknowledge bit—master A Acknowledge bit—slave
N No acknowledge—master N No acknowledge—slave

Bus Timing with R/W set to a 1. Control of SDA is assumed by the

The MAX17043/MAX17044 are compatible with any bus MAX17043/MAX17044, beginning with the slave address
timing up to 400kHz. No special configuration is required acknowledge cycle. Control of the SDA signal is retained
to operate at any speed. by the MAX17043/MAX17044 throughout the transaction,
except for the acknowledge cycles. The master indicates
2-Wire Command Protocols the end of a read transaction by responding to the last
The command protocols involve several transaction for- byte it requires with a no acknowledge. This signals the
mats. The simplest format consists of the master writing MAX17043/MAX17044 that control of SDA is to remain
the START bit, slave address, R/W bit, and then monitor- with the master following the acknowledge clock.
ing the acknowledge bit for presence of the MAX17043/
MAX17044. More complex formats, such as the Write
Write Data Protocol
Data and Read Data, read data and execute device- The write data protocol is used to write to register to
specific operations. All bytes in each command format the MAX17043/MAX17044 starting at memory address
require the slave or host to return an acknowledge bit MAddr. Data0 represents the data written to MAddr, Data1
before continuing with the next byte. Table 5 shows the represents the data written to MAddr + 1, and DataN
key that applies to the transaction formats. represents the last data byte, written to MAddr + N. The
master indicates the end of a write transaction by send-
Basic Transaction Formats ing a STOP or Repeated START after receiving the last
Write: S. SAddr W. A. MAddr. A. Data0. A. Data1. A. P acknowledge bit:
A write transaction transfers 2 or more data bytes to the SAddr W. A. MAddr. A. Data0. A. Data1. A... DataN. A.
MAX17043/MAX17044. The data transfer begins at the
memory address supplied in the MAddr byte. Control of The MSB of the data to be stored at address MAddr can
the SDA signal is retained by the master throughout the be written immediately after the MAddr byte is acknowl-
transaction, except for the acknowledge cycles: edged. Because the address is automatically incremented
after the LSB of each byte is received by the MAX17043/
Read: S. SAddr W. A. MAddr. A. Sr. SAddr R. A. Data0. A. Data1. N. P MAX17044, the MSB of the data at address MAddr + 1
Write Portion Read Portion
can be written immediately after the acknowledgment of
the data at address MAddr. If the bus master continues an
A read transaction transfers 2 or more bytes from the autoincremented write transaction beyond address 4Fh,
MAX17043/MAX17044. Read transactions are composed the MAX17043/MAX17044 ignore the data. A valid write
of two parts, a write portion followed by a read portion, must include both register bytes. Data is also ignored
and are therefore inherently longer than a write transac- on writes to read-only addresses. Incomplete bytes and
tion. The write portion communicates the starting point bytes that are not acknowledged by the MAX17043/
for the read operation. The read portion follows immedi- MAX17044 are not written to memory.
ately, beginning with a Repeated START, slave address

www.maximintegrated.com Maxim Integrated │  12

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

Read Data Protocol Data is returned beginning with the MSB of the data in
The read data protocol is used to read to register from the MAddr. Because the address is automatically increment-
MAX17043/MAX17044 starting at the memory address ed after the LSB of each byte is returned, the MSB of the
specified by MAddr. Both register bytes must be read data at address MAddr + 1 is available to the host imme-
in the same transaction for the register data to be valid. diately after the acknowledgment of the data at address
Data0 represents the data byte in memory location MAddr. If the bus master continues to read beyond
MAddr, Data1 represents the data from MAddr + 1, and address FFh, the MAX17043/MAX17044 output data val-
DataN represents the last byte read by the master: ues of FFh. Addresses labeled Reserved in the memory
map return undefined data. The bus master terminates
S. SAddr W. A. MAddr. A. Sr. SAddr R. A. the read transaction at any byte boundary by issuing a no
Data0. A. Data1. A... DataN. N. P acknowledge followed by a STOP or Repeated START.

Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.

PACKAGE TYPE PACKAGE CODE OUTLINE NO. LAND PATTERN NO.

8 TDFN T823+1 21-0174 90-0091
Refer to
9 UCSP W91C1+1 21-0459
Application Note 1891

www.maximintegrated.com Maxim Integrated │  13

MAX17043/MAX17044 1-Cell/2-Cell Fuel Gauge with
ModelGauge and Low-Battery Alert

Revision History
REVISION REVISION PAGES
DESCRIPTION
NUMBER DATE CHANGED
0 9/09 Initial release —

Updated soldering temperature information; updated CTG pin voltage range to from 0.3V
to +12V to -0.3V to +12V in Absolute Maximum Ratings section; removed future asterisks
1 4/10 1, 2, 8
in ordering table; changed update time for SOC and VCELL; changed registers from
110ms/440ms to 125ms/500ms

1, 2, 3, 5,
2 9/10 Added description and ordering information for UCSP package type
13, 14
3 10/10 Updated Ordering Information table 1, 2, 13,14
Corrected time from start up until SOC valid; added text indicating accurate results require
4 8/11 4, 6, 8, 14
custom configuration for each application
5 6/12 Corrected soldering temperature in Absolute Maximum Ratings 2
6 8/12 Changed Soft POR command from 5400h to 0054h to avoid possible memory corruption 7, 9, 14
7 1/17 Updated front page title and applications 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. ©  2017 Maxim Integrated Products, Inc. │  14