Ina 1651
Ina 1651
Ina 1651
INA1650, INA1651
SBOS818B – DECEMBER 2016 – REVISED NOVEMBER 2018
+
COM A OUT A
±
±
20
+
VMID(IN)
Channels (%)
15
VEE
10
INA1650 ONLY
IN± B REF B
5
±
COM B OUT B
+ 0
0
10
15
20
25
30
35
40
45
50
CMRR ( V/V)
IN+ B
C001
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
INA1650, INA1651
SBOS818B – DECEMBER 2016 – REVISED NOVEMBER 2018 www.ti.com
Table of Contents
1 Features .................................................................. 1 8 Application and Implementation ........................ 18
2 Applications ........................................................... 1 8.1 Application Information............................................ 18
3 Description ............................................................. 1 8.2 Typical Applications ................................................ 22
4 Revision History..................................................... 2 9 Power Supply Recommendations...................... 29
5 Pin Configuration and Functions ......................... 3 10 Layout................................................................... 29
6 Specifications......................................................... 5 10.1 Layout Guidelines ................................................. 29
6.1 Absolute Maximum Ratings ...................................... 5 10.2 Layout Examples................................................... 30
6.2 ESD Ratings.............................................................. 5 11 Device and Documentation Support ................. 32
6.3 Recommended Operating Conditions....................... 5 11.1 Device Support...................................................... 32
6.4 Thermal Information .................................................. 5 11.2 Documentation Support ........................................ 32
6.5 Electrical Characteristics: ........................................ 6 11.3 Related Links ........................................................ 32
6.6 Typical Characteristics .............................................. 8 11.4 Receiving Notification of Documentation Updates 33
7 Detailed Description ............................................ 15 11.5 Community Resources.......................................... 33
7.1 Overview ................................................................. 15 11.6 Trademarks ........................................................... 33
7.2 Functional Block Diagram ....................................... 15 11.7 Electrostatic Discharge Caution ............................ 33
7.3 Feature Description................................................. 15 11.8 Glossary ................................................................ 33
7.4 Device Functional Modes........................................ 17 12 Mechanical, Packaging, and Orderable
Information ........................................................... 33
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
• Changed INA1651 device from product preview to production data (active) ......................................................................... 1
INA1650 PW Package
14-Pin TSSOP
Top View
VCC 1 14 VEE
IN+ A 2 13 OUT A
COM A 3 12 REF A
IN± A 4 11 VMID(IN)
IN± B 5 10 VMID(OUT)
COM B 6 9 REF B
IN+ B 7 8 OUT B
Not to scale
Pin Functions
PIN
I/O DESCRIPTION
NAME NO.
COM A 3 I Input common, channel A
COM B 6 I Input common, channel B
IN+ A 2 I Noninverting input, channel A
IN– A 4 I Inverting input, channel A
IN+ B 7 I Noninverting input, channel B
IN– B 5 I Inverting input, channel B
OUT A 13 O Output, channel A
OUT B 8 O Output, channel B
REF A 12 I Reference input, channel A. This pin must be driven from a low impedance.
REF B 9 I Reference input, channel B. This pin must be driven from a low impedance.
VCC 1 — Positive (highest) power supply
VEE 14 — Negative (lowest) power supply
Input node of internal supply divider. Connect a capacitor to this pin to reduce noise from the
VMID(IN) 11 I
supply divider circuit.
VMID(OUT) 10 O Buffered output of internal supply divider.
INA1651 PW Package
14-Pin TSSOP
Top View
VCC 1 14 VEE
IN+ A 2 13 OUT A
COM A 3 12 REF A
IN± A 4 11 VMID(IN)
NC 5 10 VMID(OUT)
NC 6 9 NC
NC 7 8 NC
Not to scale
Pin Functions
PIN
I/O DESCRIPTION
NAME NO.
COM A 3 I Input common, channel A
IN+ A 2 I Noninverting input, channel A
IN– A 4 I Inverting input, channel A
NC 5 — No internal connection
NC 6 — No internal connection
NC 7 — No internal connection
NC 8 — No internal connection
NC 9 — No internal connection
OUT A 13 O Output, channel A
REF A 12 I Reference input, channel A. This pin must be driven from a low impedance.
VCC 1 — Positive (highest) power supply
VEE 14 — Negative (lowest) power supply
Input node of internal supply divider. Connect a capacitor to this pin to reduce noise from the
VMID(IN) 11 I
supply divider circuit.
VMID(OUT) 10 O Buffered output of internal supply divider.
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Supply voltage, VS = (V+) – (V–) 40
Voltage Input voltage (Signal inputs, enable, ground) (V–) – 0.5 (V+) + 0.5 V
Input differential voltage (V+) – (V–)
Input current (all pins except power-supply pins) ±10 mA
Current (2)
Output short-circuit Continuous
Operating, TA –55 125
Temperature Junction, TJ 150 °C
Storage, Tstg –65 150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Short-circuit to VS / 2 (ground in symmetrical dual supply setups), one amplifier per package.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
25 25
20 20
Channels (%)
Channels (%)
15 15
10 10
5 5
0 0
0
0
5
10
15
20
25
30
35
40
45
50
10
15
20
25
30
35
40
45
50
55
60
65
70
CMRR ( V/V) CMRR ( V/V)
C001 C001
Figure 1. Common-Mode Rejection Ratio Distribution Figure 2. Common-Mode Rejection Ratio Distribution
35 35
30 30
25 25
Channels (%)
Channels (%)
20 20
15 15
10 10
5 5
0 0
-0.03
-0.02
-0.01
0.029
0.031
0.032
0.033
0.034
0.035
0.036
0.037
0.038
0.039
0.041
0.042
0
0.01
0.02
0.03
0.04
0.05
0.06
0.07
0.03
0.04
Input Resistance Mismatch (%) Gain Error (%)
C001 C001
Figure 3. Distribution of Mismatch in 500-kΩ Input Resistors Figure 4. Gain Error Distribution
30 25
25
20
20
Amplifiers (%)
Channels (%)
15
15
10
10
5
5
0 0
-2000
-1750
-1500
-1250
-1000
250
500
750
0
-750
-500
-250
1000
1250
1500
1750
2000
-2.75
-0.25
3.5
1
-1.5
2.25
-4
-5 10
8
-10 6
4
-15
2
-20 0
100 1k 10k 100k 1M 10M 10k 100k 1M 10M
Frequency (Hz) C004 Frequency (Hz) C015
80 80
70 60
60 40
50 20
REF / COM Pins Connected to VMID(OUT) +PSRR
REF / COM Pins Connected to Ground ±PSRR
40 0
10 100 1k 10k 100k 1M 10 100 1k 10k 100k 1M 10M
Frequency (Hz) C004 Frequency (Hz) C004
Figure 9. Common-Mode Rejection Ratio vs Frequency Figure 10. Power Supply Rejection Ratio vs Frequency
1000 0.01 -80
600- Load
Voltage Noise Spectral Density (nV/¥Hz)
2-k Load
0.001 -100
100
0.0001 -120
10 0.00001 -140
1 10 100 1k 10k 100k 10 100 1k 10k
Frequency (Hz) C002 Frequency (Hz) C001
Figure 11. Voltage Noise Spectral Density Figure 12. THD+N vs Frequency
600- Load
2-k Load -70
0.01 -80
0.01 -80
-90
0.001 -100
-110
0.001 -100
0.0001 -120
-90 -90
-110 -110
SMPTE 4:1 60 Hz and 7 kHz, 90-kHz Measurement Bandwidth CCIF 19 kHz and 20 kHz, 90-kHz Measurement Bandwidth
Figure 15. SMPTE Intermodulation Distortion vs Output Figure 16. CCIF Intermodulation Distortion vs Output
Amplitude Amplitude
100 100
10 10
Output Impedance (O)
1
1
0.1
0.1
0.01
0.01
0.001
0.001 0.0001
0.0001 0.00001
1 10 100 1k 10k 100k 1M 10M 1 10 100 1k 10k 100k 1M 10M
Frequency (Hz) C007 Frequency (Hz) C007
CF = 1 µF
Figure 17. Signal Path Output Impedance vs Frequency Figure 18. Supply Divider Output Impedance vs Frequency
40 -100
30 -120
20 -140
10 -160
0 -180
1 10 100 1000 10k 100k 1M 10M
Capacitive Load (pF) C004 Frequency (Hz) C007
Figure 19. Overshoot vs Capacitive Load Figure 20. Channel Separation vs Frequency
2.5 mV/div
2.5 V/div
C017 C017
Figure 21. Small-Signal Step Response Figure 22. Large-Signal Step Response
1 mV/div
1 mV/div
C017 C017
10-V Input Step, 0.01% Settling = ± 1 mV 10-V Input Step, 0.01% Settling = ± 1 mV
Figure 23. Rising-Edge Settling Time Figure 24. Falling-Edge Settling Time
105
5 V/div
100
95
90
Input Signal
Output Signal
85
Time (0.25 ms/div) -50 -25 0 25 50 75 100 125
C017
Temperature (ƒC) C001
5 Typical Units
1000 100
90
500
VOS ( V)
80
ISC (mA)
0
70
-500
60
5 Typical Units
Figure 27. Output Offset Voltage vs Common-Mode Voltage Figure 28. Short-Circuit Current vs Temperature
-10
-40 C
18 -11 25 C
17 85 C
-12
16 125 C
-13
15
VO (V)
VO (V)
-14
14
-15
13
-40 C
12 -16
25 C
11 85 C -17
125 C
10 -18
0 10 20 30 40 50 60 70 80 90 0 10 20 30 40 50 60 70 80 90
IO (mA) C001 IO (mA) C001
Figure 29. Positive Output Voltage vs Output Current Figure 30. Negative Output Voltage vs Output Current
12
12
10
11
8
IQ (mA)
IQ (mA)
4
9
2 VS = +/- 18 V
VS = +/- 2.25 V
0 8
0 10 20 30 40 ±50 ±25 0 25 50 75 100 125
Supply Voltage (V) C001
Temperature (ƒC) C001
Figure 31. Power Supply Current vs Power Supply Voltage Figure 32. Power Supply Current vs Temperature
20 5
VS = +/- 18 V VS = +/- 5 V
15 VS = +/- 12 V 4 VS = +/- 2.25 V
Common-Mode Voltage (V)
±5 ±1
±2
±10
±3
±15 ±4
±20 ±5
±20 ±10 0 10 20 ±5 ±3 ±1 1 3 5
Output Voltage (V) C006 Output Voltage (V) C006
Figure 33. Input Common-Mode Voltage vs Output Voltage Figure 34. Input Common-Mode Voltage vs Output Voltage
20 8
VS = +18 V
18 7
VS = +12 V
Common-Mode Voltage (V)
16
6
14
12 5
10 4
8 3
6
2
4
2 1 VS = +9 V
VS = +4.5 V
0 0
0 5 10 15 20 0 2 4 6 8 10
Output Voltage (V) C006 Output Voltage (V) C006
Figure 35. Input Common-Mode Voltage vs Output Voltage Figure 36. Input Common-Mode Voltage vs Output Voltage
10 4
8 3
6
2
4
2 VS = +18 V 1 VS = +9 V
VS = +12 V VS = +4.5 V
0 0
0 5 10 15 20 0 2 4 6 8
Output Voltage (V) C006 Output Voltage (V) C006
Figure 37. Input Common-Mode Voltage vs Output Voltage Figure 38. Input Common-Mode Voltage vs Output Voltage
7 Detailed Description
7.1 Overview
The INA165x combines high-performance audio operational amplifier cores with high-precision resistor networks
to provide exceptional audio performance and rejection of noise which may be externally coupled into the audio
signal path. The INA165x uses an instrumentation amplifier topology with a fixed unity gain to provide high input
impedance and a high common-mode rejection ratio (CMRR). Unlike other line receiver products that use a
simple four-resistor difference amplifier topology, the INA165x topology provides excellent CMRR even with
mismatched source impedances.
VCC VEE
10 k 10 k
IN+ A
500
k
+
COM A OUT A
±
500
k
IN- A REF A
10 k 10 k
VCC
500
± k
+
VMID(IN)
500
k
VEE
VMID(OUT)
INA1650 ONLY
10 k 10 k
IN- B REF B
500
k ±
COM B OUT B
500 +
k
IN+ B
10 k 10 k
10 k 10 k
IN+ REF
500
k
+
COM OUT
±
500
k
IN-
10 k 10 k
The input buffers prevent external resistances (such as those from the PCB, connectors, or cables) from ruining
the precise matching of the internal 10-kΩ resistors which would degrade the high common-mode rejection of the
difference amplifier. As is typical of many amplifiers, a small bias current flows into or out of the buffer amplifier
inputs. This current must flow to a common potential for the buffer to function properly. The input biasing
resistors provide an internal pathway for this current to the COM pin. The COM pin can connect to ground in a
dual-supply system or the output of the internal supply divider (VMID(OUT)) in single-supply applications. Finally,
EMI filtering is added to the input buffers to prevent high-frequency interference signals from propagating through
the audio signal pathway.
500
± k
+ VMID(IN)
500
k
VEE
VMID(OUT)
Power Supply
ESD Cell
VCC
IN+ + 10 k 10 k
REF
±
VEE
VEE VCC VCC
+
COM OUT
±
VCC VEE
VCC VEE
±
IN- + 10 k 10 k
VCC
VEE
500
k
±
+ VMID(IN)
VEE 500
VCC k
VEE
VMID(OUT)
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
RIN+
RCOM +
OUT
COM ±
VCM RIN-
IN- 10 k 10 k
Figure 42. A Single Channel of the INA165x Shown With Source Impedance Mismatch (REXT) and
Optional Resistor (RCOM)
While the INA165x is significantly more resistant to these effects than typical line receivers, connecting a resistor
(RCOM) from the COM pin to the system ground further improves CMRR performance. Figure 43 shows the
CMRR of the INA165x (typical CMRR of 92 dB) for increasing source impedance mismatches. If the COM pin is
connected directly to ground (RCOM equal to 0 Ω), a 20-Ω source impedance mismatch degrades the CMRR from
92 dB to 83.7 dB. However, if RCOM has a value of 1 MΩ, the CMRR only degrades to 89.6 dB, which is an
improvement of approximately 6 dB.
100
95
90
85
CMRR (dB)
80
75
70
250 k
65 500 k
1M
60
0 20 40 60 80 100
Source Impedance Mismatch (O) C006
Figure 43. CMRR vs Source Impedance Mismatch for Different RCOM Values
RCOM does not need to be a high-precision resistor with a very tight tolerance. Low cost 5% or 1% resistors can
be used with no degradation in overall performance. The addition of RCOM does not increase the noise of the
audio signal path.
In single-supply systems where AC coupling is used at the inputs of the INA165x, adding RCOM lengthens the
start-up time of the circuit. The input AC-coupling capacitors are charged to the midsupply voltage through the
RCOM resistor, which may take a substantial amount of time if RCOM has a large value (such as 1 MΩ). Do not
use RCOM in these systems if start-up time is a concern. In dual-supply systems with input AC-coupling
capacitors, the capacitor voltage does not need to be charged to a midsupply point, since the capacitor voltage
settles to ground by default. Therefore, RCOM does not increase start-up time in dual-supply systems.
500 500
± k ± k ZD1
+ VMID(IN) + VMID(IN)
500 CF 500 CF
k k
VEE VEE
VMID(OUT) VMID(OUT)
Copyright © 2016, Texas Instruments Incorporated Copyright © 2016, Texas Instruments Incorporated
Figure 44. Connect a Capacitor (CF) to the VMID(IN) Figure 45. A Zener Diode (ZD1) Connected to the
Pin to Reduce Noise from the Voltage Divider Positive Supply Can Decrease Start-Up Time
CIN
IN+
VMID(OUT) 500
k
COM
VS
500
k
IN-
CIN
Figure 46. AC-Coupling Capacitors Charge to the Midsupply Voltage Through the Input Resistors
CIN
IN+
500
k
COM
VS
500
k
IN-
CIN
Figure 47. AC-Coupling Capacitors Form a High-Pass Filter With INA165x Input Resistors
90
85
80
75
70
65
F
60
F/1M
55 F
F/1M
50
10 100 1k 10k
Frequency (Hz) C007
500
± k
+ VMID(IN)
500 CF
k REF A
VEE RISO
VMID(OUT)
CLOAD
REF B
Figure 49. Place an Isolation Resistor Between the VMID(OUT) Pin and Large Capacitive Loads
100
RISO (Ÿ)
10
1
0.01 0.1 1 10 100 1000
CLOAD (nF) C041
Input Differential
C6 0.1 F C8 0.1 F
Audio Signals C1 10 F
R1 1 VCC VEE 14
2 100 k R3 1 M
2 IN+ A OUT A 13
3
1 R2
100 k 3 COM A REF A 12
XLR Connector
C2 10 F 4 IN- A VMID(IN) 11 Output Single-Ended
Audio Signals
C3 10 F 5 IN- B VMID(OUT) 10
R4 6 COM B REF B 9
3 100 k R4 1 M
7 IN+ B OUT B 8
1 R5
2 INA1650
100 k
XLR Connector
C4 10 F
Figure 51. INA1650 Used as a Line Receiver for Differential Audio Signals in a Split-Supply System
Gain (dB)
Gain (dB)
0 ±70
-0.2
±80
-0.4
-0.6
±90
-0.8
-1 ±100
10 100 1k 10k 100k 10 100 1k 10k 100k
Frequency (Hz) C001 Frequency (Hz) C001
Figure 52. Frequency Response Figure 53. Common-Mode Rejection Ratio vs Frequency
0.01 -80
0.001 -100
0.001 -100
0.0001 -120
0.0001 -120
20 40
0 20
±20 0
±20
Amplitude (dBu)
Amplitude (dBu)
±40
±40
±60
±60
±80 HD2: -111.2 dBu (-133.2 dBc)
±80
±100 HD3: -120.1 dBu (-142.1 dBc)
±100
±120 ±120 HD4: -130.7 dBu (-152.7 dBc)
±140 ±140
±160 ±160
0 5k 10k 15k 20k 0 5k 10k 15k 20k
Frequency (Hz) C004 Frequency (Hz) C004
C6 0.1 F
Input Differential C1
Audio Signals 10 F
1 VCC VEE 14
R1
2 100 k 2 IN+ A OUT A 13
1 R2 C2
3 3 COM A REF A 12
100 k 10 F C5 1 F
4 IN- A VMID(IN) 11 Output Single-Ended
XLR Connector Audio Signals
5 IN- B VMID(OUT) 10
R4
3 100 k C3
10 F 6 COM B REF B 9
1 R5 C4
2 7 IN+ B OUT B 8
100 k 10 F
INA1650
XLR Connector
C6 0.1 F
C1 1 VCC VEE 14
RCA Input 10 F
2 IN+ A OUT A 13
R1
C2 3 COM A REF A 12
10 k C5 1 F
10 F
4 IN- A VMID(IN) 11
5 IN- B VMID(OUT) 10
C3
R2 10 F
10 k 6 COM B REF B 9
R3 C9 C8 R4
33 10 nF 10 nF 33 7 IN+ B OUT B 8
C4
RCA Input 10 F INA1650
TPD2E007
Copyright © 2016, Texas Instruments Incorporated
R5
10 k
C8 0.1 F Differential
+12V Output
±
R3 33 C1 1 VCC VEE 14 R6
RCA Input C11
VS±
VS+
10 F 10 k 10 pF
C5 10 nF 2 IN+ A OUT A 13 ½
OPA1688
R1
C2 3 COM A REF A 12
10 k C9 1 F
10 F
4 IN- A VMID(IN) 11
TPD2E007
5 IN- B VMID(OUT) 10
C3
R2 10 F
10 k 6 COM B REF B 9
½
C6 10 nF 7 IN+ B OUT B 8 OPA1688
C4 R7 C10
RCA Input 10 F INA1650 10 k 10 pF
R4 33
±
Differential
Output
R8
10 k
C6 0.1 F
5 IN- B VMID(OUT) 10
R2 C3
100 k 10 F
6 COM B REF B 9
C8 10 nF
R3 33
C6 0.1 F C4 0.1 F
R1 C1
1 VCC VEE 14
49.9 10 F
2 IN+ A OUT A 13 Differential
Output Signal
3 COM A REF A 12 R2
Single-Ended 100 k
Input Signal 4 IN- A VMID(IN) 11 2
XLR Connector
5 IN- B VMID(OUT) 10 1 3
R3
6 COM B REF B 9 100 k
7 IN+ B OUT B 8
R4 C2
INA1650
49.9 10 F
10 Layout
C6 C8
C1
IN+ A
R1 1 VCC VEE 14
Input reference / R3
shield
2 IN+ A OUT A 13
R2
3 COM A REF A 12
IN- A
C2 4 IN- A VMID(IN) 11
C3 5 IN- B VMID(OUT) 10
IN+ B
6 COM B REF B 9
R4
R4
Input reference / 7 IN+ B OUT B 8
shield
R5 INA1650
IN- B
C4
Place bypass
capacitors as close to
+V C5 GND C7 -V IC as possible
GND
GND
Connect COM pins to
input signal reference
C6 C8
IN+ A
C1
1 VCC VEE 14
3 COM A REF A 12
R2
IN- A C2
4 IN- A VMID(IN) 11
GND
IN- B 5 IN- B VMID(OUT) 10
C3
6 COM B REF B 9
Input reference / R4
shield 7 IN+ B OUT B 8
R4
INA1650
C4
R5
IN+ B
+V
C7
C6
C1
IN+ 1 VCC VEE 14
R1
2 IN+ A OUT A 13
Input reference /
shield
R2 3 COM A REF A 12
C2 C5
IN- 4 IN- A VMID(IN) 11
+V
GND
C7
GND
Connect VEE to low-
impedance ground Place VMID(IN) filter
C6
capacitor as close to
IC as possible
IN+ C1
1 VCC VEE 14
3 COM A REF A 12
R2
IN- C2
4 IN- A VMID(IN) 11 GND
connect reference
C4 pins to VMID(OUT)
R5
IN+
GND
GND
NOTE
These files require that either the TINA software (from DesignSoft™) or TINA-TI software
be installed. Download the free TINA-TI software from the TINA-TI folder.
11.6 Trademarks
SoundPlus, E2E are trademarks of Texas Instruments.
TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.
TINA, DesignSoft are trademarks of DesignSoft, Inc.
All other trademarks are the property of their respective owners.
11.7 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.8 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 10-Dec-2020
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
INA1650IPW ACTIVE TSSOP PW 14 90 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 IN1650C
INA1650IPWR ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 IN1650C
INA1651IPW ACTIVE TSSOP PW 14 90 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 INA1651
INA1651IPWR ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 INA1651
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 26-Feb-2022
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 26-Feb-2022
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 26-Feb-2022
TUBE
Pack Materials-Page 3
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated