0% found this document useful (0 votes)
69 views12 pages

Assignment 1

The document describes Experiment 1 on basic logic gates. The objectives are to demonstrate the input-output relationships of AND, OR, NOT, NAND, NOR, and XOR gates through their truth tables. The experiment involves identifying and verifying the logic gates using their respective integrated circuits. Simulation activities are performed to verify the truth tables of each logic gate circuit in Proteus.

Uploaded by

abuzarkazmi779
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
69 views12 pages

Assignment 1

The document describes Experiment 1 on basic logic gates. The objectives are to demonstrate the input-output relationships of AND, OR, NOT, NAND, NOR, and XOR gates through their truth tables. The experiment involves identifying and verifying the logic gates using their respective integrated circuits. Simulation activities are performed to verify the truth tables of each logic gate circuit in Proteus.

Uploaded by

abuzarkazmi779
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 12

AIR UNIVERSITY

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

EXPERIMENT NO 1

Lab Title:identification and verification of basic logic gates


Student Name: Syed abuzar ali kazmi Reg. No: 230451
Objective:
ADPCS 1-B

LAB ASSESSMENT:

Excellent Good Average Satisfactory Unsatisfactory


Attributes (5) (4) (3) (2) (1)
Ability to Conduct
Experiment
Ability to assimilate the
results
Effective use of lab
equipment and follows
the lab safety rules

Total Marks: Obtained Marks:

LAB REPORT ASSESSMENT:

Excellent Good Average Satisfactory Unsatisfactory


Attributes
(5) (4) (3) (2) (1)

Data presentation

Experimental results

Conclusion

Total Marks: Obtained Marks:

Date: Signature:
EXPERIMENT 01

Basic Logic Gates and Verification of their Truth Tables

Objectives:
 To demonstrate the input and output relationship of 2 input AND, OR, NOT, NAND, NOR,
XOR gates.

Equipment required:
 TTL IC-7408
 TTL IC-7432
 TTL IC-7404
 TTL IC-7400
 TTL IC-7402
 TTL IC-7486
 Digital Electronics Trainer

Background Knowledge:
Logic gates are used in many electronic devices, from computers to communication systems. These
devices perform operations by passing data through logic gates which operate as electronic switches and
react in one of the two ways of the binary code (0 or 1) to the data put into them.
A logic gate is an elementary building block of a digital circuit. Most logic gates have two inputs and one
output. The input and the output signals of a gate can be in one of the two binary conditions:
 low (0 or “off”)
 high (1 or “on”)

Logic gates allow an electronic system to make a decision based on a number on its inputs. They are
digital electronic devices. Logic gates use the principles of a mathematical system known as Boolean
algebra. As well as a standard Boolean expression, the input and output information of any logic gate or
circuit can be schemed into a standard table to give a visual representation of the switching function of the
system. The table used to represent the Boolean expression of a logic gate function is commonly called a
Truth Table. A logic gate truth table shows each possible input combination to the gate or circuit with the
resultant output depending upon the combination of these input(s).
The basic logic gates are the AND gate, the OR gate, the inverter (or NOT gate) and the exclusive-OR
gate (XOR). If you put an inverter in front of the AND gate, you get the NAND gate etc. One of the
common tool in specifying a gate function is the truth table. All possible combination of the inputs A, B
… etc, are enumerated, one row for each possible combination. Then a column is used to show the
corresponding output value. If two logic circuits share identical truth table, they are functionally
equivalent.
Using symbolic diagram or truth table to specify or describe logic gates and logic functions is
cumbersome. A much better way is to use algebraic expression. Here a “dot” represents the AND
operation, and a “+” represents and OR operation. Furthermore, a bar over a variable or a ‘’’ in front of
the variable represents an inversion (NOT function).
Part A: AND Gate
An AND gate accepts two input signals. If the two input values for an AND gate are both 1, the output is
1; otherwise, the output is 0. The truth table for AND gate is given below:

Logic Symbol:

Logic Equation:

Y = A.B
IC Used:
TTL stands for Transistor-Transistor Logic.
The TTL IC used for a 2 input AND gate is 7408 (Quad 2 input AND gate).
Pin Configuration:
Part B: OR Gate
An OR gate accepts two input signals. If any of the two input values is 1, the output is 1; otherwise, the
output is 0. The truth table for OR gate is given below:

Logic Symbol:

Logic Equation:

Y = A+B
IC Used:
The TTL IC for an OR gate is 7432 (Quad 2 input OR gate) which has four 2-input OR gate.
Pin Configuration:
Part C: NOT Gate
In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. If the input is 1
the output is the complement of 1, i.e., 0 and vice versa. The truth table for NOT gate is given below:

Logic Symbol:

Logic Equation:

Y = ~A (inverted output)
IC Used:
The TTL IC for NOT gate (also known as an inverter) is 7404 (Hex 1 input NOT gate) which has six 1-
input NOT gate. The output of an inverter is opposite to an input.
Pin Configuration:
Part D: NAND Gate
In digital electronics, a NAND gate (NOT-AND) is a logic gate which produces an output which is false
only if all its inputs are true. If all the inputs to the gate are 1 then the output would be 0 otherwise, if any
input is 0, the output is 1. The truth table for NAND gate is given below:

Logic Symbol:

Logic Equation:

Y = ~ (AB)
IC Used:
The TTL IC for four 2-inputs NAND gate is 7400. The operation of NAND gate is opposite to that of an
AND gate.
Pin Configuration:
Part E: NOR Gate
The NOR gate is a digital logic gate that implements logical NOR. NOR is the result of the negation of the
OR operator. If both the inputs to the gate are 0, then the output is 1. If one or both input is 1, the output is
0. The truth table for NOR gate is given below:

Logic Symbol:

Logic Equation:

Y = ~ (A+B)
IC Used:
The TTL IC used for four 2-input NOR gate is 7402 (Quad 2-input NOR gate). The operation of NOR
gate is opposite to that of an OR gate.
Pin Configuration:
Part F: XOR Gate
XOR gate is a digital logic gate that gives a true output when the number of true inputs is odd. An XOR
gate implements an exclusive or; that is, a true(1) output results if one, and only one, of the inputs to the
gate is true(1). If both inputs are false (0) or both are true(1), a false(0) output results. The truth table for
XOR gate is given below:

Logic Symbol:

Logic Equation:

Y = AB’ + A’B
IC Used:
The TTL IC for an XOR gate is 7486 which has four 2-input XOR gates.
Pin Configuration:
Simulation Activities:
1. Simulate the given circuit for AND gate in Proteus and verify its truth table.

Simulation:

2. Simulate the given circuit for OR gate in Proteus and verify its truth table.

Simulation:
3. Simulate the given circuit for NOT gate in Proteus and verify its truth table.

Simulation:

4. Simulate the given circuit for NAND gate in Proteus and verify its truth table.

Simulation:
5. Simulate the given circuit for NOR gate in Proteus and verify its truth table.

Simulation:]

6. Simulate the given circuit for XOR gate in Proteus and verify its truth table.

Simulation:
Conclusion:

In this lab we figured how many types of gates are there in digital electronics
We found out how they are performed in lab
We learned the inputs and outputs of basic logic gates
We learned about the minimum and maximum voltage max is 5v and min is ov.

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy