2.

Pin Configurations
Pin Name Function
A0 - A17 Addresses
CE Chip Enable
OE Output Enable
WE Write Enable
I/O0 - I/O7 Data Inputs/Outputs
NC No Connect

2.1 32-lead PLCC Top View

VCC
A12
A15
A16

A17
WE
NC
4
3
2
1
32
31
30
A7 5 29 A14
A6 6 28 A13
A5 7 27 A8
A4 8 26 A9
A3 9 25 A11
A2 10 24 OE
A1 11 23 A10
A0 12 22 CE
I/O0 13 21 I/O7
14
15
16
17
18
19
20
I/O1
I/O2
GND
I/O3
I/O4
I/O5
I/O6

2.2 32-lead TSOP (Type 1) Top View

A11 1 32 OE
A9 2 31 A10
A8 3 30 CE
A13 4 29 I/O7
A14 5 28 I/O6
A17 6 27 I/O5
WE 7 26 I/O4
VCC 8 25 I/O3
NC 9 24 GND
A16 10 23 I/O2
A15 11 22 I/O1
A12 12 21 I/O0
A7 13 20 A0
A6 14 19 A1
A5 15 18 A2
A4 16 17 A3

2 AT29C020
0291P–FLASH–2/05
 AT29C020
3. Block Diagram

4. Device Operation

4.1 Read
The AT29C020 is accessed like an EPROM. When CE and OE are low and WE is high, the data
stored at the memory location determined by the address pins is asserted on the outputs. The
outputs are put in the high impedance state whenever CE or OE is high. This dual-line control
gives designers flexibility in preventing bus contention.

4.2 Byte Load

Byte loads are used to enter the 256 bytes of a sector to be programmed or the software codes
for data protection. A byte load is performed by applying a low pulse on the WE or CE input with
CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or
WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

4.3 Program
The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed,
data for the entire sector must be loaded into the device. Any byte that is not loaded during the
programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the
device, they are simultaneously programmed during the internal programming period. After the
first data byte has been loaded into the device, successive bytes are entered in the same man-
ner. Each new byte to be programmed must have its high-to-low transition on WE (or CE) within
150 µs of the low-to-high transition of WE (or CE) of the preceding byte. If a high-to-low transi-
tion is not detected within 150 µs of the last low-to-high transition, the load period will end and
the internal programming period will start. A8 to A17 specify the sector address. The sector
address must be valid during each high-to-low transition of WE (or CE). A0 to A7 specify the
byte address within the sector. The bytes may be loaded in any order; sequential loading is not
required. Once a programming operation has been initiated, and for the duration of tWC, a read
operation will effectively be a polling operation.

4.4 Software Data Protection

A software controlled data protection feature is available on the AT29C020. Once the software
protection is enabled a software algorithm must be issued to the device before a program may
be performed. The software protection feature may be enabled or disabled by the user; when

3
0291P–FLASH–2/05
 shipped from Atmel, the software data protection feature is disabled. To enable the software
data protection, a series of three program commands to specific addresses with specific data
must be performed. After the software data protection is enabled the same three program com-
mands must begin each program cycle in order for the programs to occur. All software program
commands must obey the sector program timing specifications. Once set, the software data pro-
tection feature remains active unless its disable command is issued. Power transitions will not
reset the software data protection feature; however, the software feature will guard against inad-
vertent program cycles during power transitions.
After setting SDP, any attempt to write to the device without the 3-byte command sequence will
start the internal write timers. No data will be written to the device; however, for the duration of
tWC, a read operation will effectively be a polling operation.
After the software data protection’s 3-byte command code is given, a sector of data is loaded
into the device using the sector program timing specifications.

4.5 Hardware Data Protection

Hardware features protect against inadvertent programs to the AT29C020 in the following ways:
(a) VCC sense – if VCC is below 3.8V (typical), the program function is inhibited; (b) VCC power on
delay – once VCC has reached the VCC sense level, the device will automatically time out 5 ms
(typical) before programming; (c) Program inhibit – holding any one of OE low, CE high or WE
high inhibits program cycles; and (d) Noise filter – pulses of less than 15 ns (typical) on the WE
or CE inputs will not initiate a program cycle.

4.6 Product Identification

The product identification mode identifies the device and manufacturer as Atmel. It may be
accessed by hardware or software operation. The hardware operation mode can be used by an
external programmer to identify the correct programming algorithm for the Atmel product.
In addition, users may wish to use the software product identification mode to identify the part
(i.e. using the device code), and have the system software use the appropriate sector size for
program operations. In this manner, the user can have a common board design for 256K to
4-megabit densities and, with each density’s sector size in a memory map, have the system soft-
ware apply the appropriate sector size.
For details, see Operating Modes (for hardware operation) or Software Product Identification.
The manufacturer and device code is the same for both modes.

4.7 DATA Polling

The AT29C020 features DATA polling to indicate the end of a program cycle. During a program
cycle an attempted read of the last byte loaded will result in the complement of the loaded data
on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the
next cycle may begin. DATA polling may begin at any time during the program cycle.

4.8 Toggle Bit

In addition to DATA polling the AT29C020 provides another method for determining the end of a
program or erase cycle. During a program or erase operation, successive attempts to read data
from the device will result in I/O6 toggling between one and zero. Once the program cycle has
completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin
at any time during a program cycle.

4 AT29C020
0291P–FLASH–2/05
 AT29C020
4.9 Optional Chip Erase Mode
The entire device can be erased by using a 6-byte software code. Please see Software Chip
Erase application note for details.

4.10 Boot Block Programming Lockout

The AT29C020 has two designated memory blocks that have a programming lockout feature.
This feature prevents programming of data in the designated block once the feature has been
enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set
independently for either block. While the lockout feature does not have to be activated, it can be
activated for either or both blocks.
These two 8K memory sections are referred to as boot blocks. Secure code which will bring up a
system can be contained in a boot block. The AT29C020 blocks are located in the first 8K bytes
of memory and the last 8K bytes of memory. The boot block programming lockout feature can
therefore support systems that boot from the lower addresses of memory or the higher
addresses. Once the programming lockout feature has been activated, the data in that block can
no longer be erased or programmed; data in other memory locations can still be changed
through the regular programming methods. To activate the lockout feature, a series of seven
program commands to specific addresses with specific data must be performed. Please see
Boot Block Lockout Feature Enable Algorithm.
If the boot block lockout feature has been activated on either block, the chip erase function will
be disabled.

4.10.1 Boot Block Lockout Detection

A software method is available to determine whether programming of either boot block section is
locked out. See Software Product Identification Entry and Exit sections. When the device is in
the software product identification mode, a read from location 00002H will show if programming
the lower address boot block is locked out while reading location 3FFF2H will do so for the upper
boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the
program lockout feature has been activated and the corresponding block cannot be pro-
grammed. The software product identification exit mode should be used to return to standard
operation.

5. Absolute Maximum Ratings*

Temperature Under Bias................................ -55°C to +125°C *NOTICE: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
Storage Temperature ..................................... -65°C to +150°C age to the device. This is a stress rating only and
functional operation of the device at these or any
All Input Voltages (including NC Pins) other conditions beyond those indicated in the
with Respect to Ground ...................................-0.6V to +6.25V operational sections of this specification is not
implied. Exposure to absolute maximum rating
All Output Voltages conditions for extended periods may affect
with Respect to Ground .............................-0.6V to VCC + 0.6V device reliability.

Voltage on OE
with Respect to Ground ...................................-0.6V to +13.5V

5
0291P–FLASH–2/05
6. DC and AC Operating Range
AT29C020-70 AT29C020-90 AT29C020-10 AT29C020-12 AT29C020-15

Operating Com. 0°C - 70°C 0°C - 70°C 0°C - 70°C 0°C - 70°C 0°C - 70°C
Temperature (Case) Ind. -40°C - 85°C -40°C - 85°C -40°C - 85°C -40°C - 85°C -40°C - 85°C
VCC Power Supply 5V ± 10% 5V ± 10% 5V ± 10% 5V ± 10% 5V ± 10%

Note: Not recommended for New Designs.

7. Operating Modes
Mode CE OE WE Ai I/O
Read VIL VIL VIH Ai DOUT
(2)
Program VIL VIH VIL Ai DIN
5V Chip Erase VIL VIH VIL Ai
(1)
Standby/Write Inhibit VIH X X X High Z
Program Inhibit X X VIH
Program Inhibit X VIL X
Output Disable X VIH X High Z
Product Identification
A1 - A17 = VIL, A9 = VH,(3) A0 = VIL Manufacturer Code(4)
Hardware VIL VIL VIH
A1 - A17 = VIL, A9 = VH, A0 = VIH Device Code(4)
A0 = VIL Manufacturer Code(4)
Software(5)
A0 = VIH Device Code(4)
Notes: 1. X can be VIL or VIH.
2. Refer to AC Programming Waveforms.
3. VH = 12.0V ± 0.5V.
4. Manufacturer Code: 1F, Device Code: DA.
5. See details under Software Product Identification Entry/Exit.

8. DC Characteristics
Symbol Parameter Condition Min Max Units
ILI Input Load Current VIN = 0V to VCC 10 µA
ILO Output Leakage Current VI/O = 0V to VCC 10 µA
Com. 100 µA
ISB1 VCC Standby Current CMOS CE = VCC - 0.3V to VCC
Ind. 300 µA
ISB2 VCC Standby Current TTL CE = 2.0V to VCC 3 mA
ICC VCC Active Current f = 5 MHz; IOUT = 0 mA 40 mA
VIL Input Low Voltage 0.8 V
VIH Input High Voltage 2.0 V
VOL Output Low Voltage IOL = 2.1 mA 0.45 V
VOH1 Output High Voltage IOH = -400 µA 2.4 V
VOH2 Output High Voltage CMOS IOH = -100 µA; VCC = 4.5V 4.2 V

6 AT29C020
0291P–FLASH–2/05
 AT29C020

9. AC Read Characteristics
AT29C020-90 AT29C020-90 AT29C020-10 AT29C020-12 AT29C020-15
Symbol Parameter Min Max Min Max Min Max Min Max Min Max Units
tACC Address to Output Delay 0 70 0 90 100 120 150 ns
(1)
tCE CE to Output Delay 70 90 100 120 150 ns
tOE(2) OE to Output Delay 0 40 0 40 0 50 0 50 0 70 ns
tDF(3)(4) CE or OE to Output Float 0 25 0 25 0 25 0 30 0 40 ns
Output Hold from OE, CE
tOH or Address, whichever 0 0 0 0 0 ns
occurred first

Note: Not recommended for New Designs.

10. AC Read Waveforms(1)(2)(3)(4)

Notes: 1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC.
2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change
without impact on tACC.
3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF).
4. This parameter is characterized and is not 100% tested.

7
0291P–FLASH–2/05
 AT29C020

14. AC Byte Load Characteristics

Symbol Parameter Min Max Units
tAS, tOES Address, OE Set-up Time 0 ns
tAH Address Hold Time 50 ns
tCS Chip Select Set-up Time 0 ns
tCH Chip Select Hold Time 0 ns
tWP Write Pulse Width (WE or CE) 90 ns
tDS Data Set-up Time 50 ns
tDH, tOEH Data, OE Hold Time 0 ns
tWPH Write Pulse Width High 100 ns

15. AC Byte Load Waveforms

15.1 WE Controlled

15.2 CE Controlled

9
0291P–FLASH–2/05
16. Program Cycle Characteristics
Symbol Parameter Min Max Units
tWC Write Cycle Time 10 ms
tAS Address Set-up Time 0 ns
tAH Address Hold Time 50 ns
tDS Data Set-up Time 50 ns
tDH Data Hold Time 0 ns
tWP Write Pulse Width 90 ns
tBLC Byte Load Cycle Time 150 µs
tWPH Write Pulse Width High 100 ns

17. Program Cycle Waveforms(1)(2)(3)

Notes: 1. A8 through A17 must specify the sector address during each high-to-low transition of WE (or CE).
2. OE must be high when WE and CE are both low.
3. All words that are not loaded within the sector being programmed will be indeterminate.

10 AT29C020
0291P–FLASH–2/05
21. Data Polling Characteristics(1)
Symbol Parameter Min Typ Max Units
tDH Data Hold Time 10 ns
tOEH OE Hold Time 10 ns
(2)
tOE OE to Output Delay ns
tWR Write Recovery Time 0 ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.

22. Data Polling Waveforms

23. Toggle Bit Characteristics(1)

Symbol Parameter Min Typ Max Units
tDH Data Hold Time 10 ns
tOEH OE Hold Time 10 ns
(2)
tOE OE to Output Delay ns
tOEHP OE High Pulse 150 ns
tWR Write Recovery Time 0 ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.

24. Toggle Bit Waveforms(1)(2)(3)

Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit.

2. Beginning and ending state of I/O6 may vary.
3. Any address location may be used but the address should not vary.

12 AT29C020
0291P–FLASH–2/05
28. Ordering Information
28.1 Standard Package
tACC ICC (mA)
(ns) Active Standby Ordering Code Package Operation Range
AT29C020-70JC 32J Commercial
40 0.1
AT29C020-70TC 32T (0° to 70°C)
70
AT29C020-70JI 32J Industrial
40 0.3
AT29C020-70TI 32T (-40° to 85°C)
AT29C020-90JC 32J Commercial
40 0.1
AT29C020-90TC 32T (0° to 70°C)
90
AT29C020-90JI 32J Industrial
40 0.3
AT29C020-90TI 32T (-40° to 85°C)
AT29C020-10JC 32J Commercial
40 0.1
AT29C020-10TC 32T (0° to 70°C)
100
AT29C020-10JI 32J Industrial
40 0.3
AT29C020-10TI 32T (-40° to 85°C)
AT29C020-12JC 32J Commercial
40 0.1
AT29C020-12TC 32T (0° to 70°C)
120
AT29C020-12JI 32J Industrial
40 0.3
AT29C020-12TI 32T (-40° to 85°C)
AT29C020-15JC 32J Commercial
40 0.1
AT29C020-15TC 32T (0° to 70°C)
150
AT29C020-15JI 32J Industrial
40 0.3
AT29C020-15TI 32T (-40° to 85°C)

Note: Not recommended for New Designs.

28.2 Green Package Option (Pb/Halide-free)

tACC ICC (mA)
(ns) Active Standby Ordering Code Package Operation Range
AT29C020-70JU 32J Industrial
70 40 0.3
AT29C020-70TU 32T (-40° to 85°C)
AT29C020-90JU 32J Commercial
90 40 0.3
AT29C020-90TU 32T (0° to 70°C)

Package Type
32J 32-lead, Plastic J-leaded Chip Carrier (PLCC)
32T 32-lead, Thin Small Outline Package (TSOP)

14 AT29C020
0291P–FLASH–2/05