0% found this document useful (0 votes)
79 views

Assignment - 10 Solution

This document contains a 15 question multiple choice quiz about microprocessors and microcontrollers. The questions cover topics like ARM processor modes, THUMB instruction set, ARM cortex-M architecture, AVR microcontroller memory sizes and features, and timer module applications and modes in the AVR AT90S2313 microcontroller.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
79 views

Assignment - 10 Solution

This document contains a 15 question multiple choice quiz about microprocessors and microcontrollers. The questions cover topics like ARM processor modes, THUMB instruction set, ARM cortex-M architecture, AVR microcontroller memory sizes and features, and timer module applications and modes in the AVR AT90S2313 microcontroller.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 7

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

Microprocessors And Microcontrollers


Assignment 10- Week 10
TYPE OF QUESTION: MCQ
Number of questions: 15 Total mark: 15 X 1 = 15
______________________________________________________________________________

QUESTION 1:
Which of the following modes in ARM allows for modification of the CPSR register?

a) User mode
b) Supervisor mode
c) Abort mode
d) FIQ mode

Correct Answer: B

Detailed Solution:

In ARM architecture, the CPSR (Current Program Status Register) register can be modified in
two modes: privileged mode and system mode.

1. Privileged mode: When the processor is in privileged mode, it can execute any instruction
and has access to all system resources, including the ability to modify the CPSR register. This
mode is typically used by the operating system kernel and device drivers to perform low-level
operations.
2. System mode: In system mode, the processor has access to a limited set of system
resources, and certain instructions (such as those that modify the CPSR register) are not
available. This mode is typically used by user-level programs and applications.

It's important to note that in ARMv7 and later architectures, the CPSR register has been replaced
by the CPSR flags within the APSR (Application Program Status Register) register. However,
the concept of modifying the CPSR flags in privileged or system mode remains the same.
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

QUESTION 2:

Which ARM7 mode of operation is used by the operating system kernel to perform privileged
operations?

a) User mode
b) Supervisor mode
c) FIQ mode
d) IRQ mode

Correct Answer: B

Detailed Solution:

Supervisor mode is used by the operating system kernel to perform privileged operations in
ARM7 mode of operation.

______________________________________________________________________________

QUESTION 3:
Which of the following statements is true regarding BX and BLX instructions in ARM
architecture?

a) BX and BLX instructions are used for data transfer operations.


b) BX and BLX instructions can only be used in ARM mode.
c) BX instruction can be used to switch between ARM and THUMB instruction modes.
d) BLX instruction can be used to switch between FIQ and IRQ modes.

Correct Answer: C

Detailed Solution:

BX and BLX are instructions in the ARM architecture that are used to change the program flow
by branching to a new address.

The BX (Branch and Exchange) instruction changes the instruction set state by switching
between ARM and THUMB instruction modes. When used in ARM mode, the BX instruction is
used to branch to a new address and switch between ARM and THUMB instruction modes,
based on the LSB of the address. In THUMB mode, the BX instruction can be used to branch to
any address in the 16MB address space.
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

The BLX (Branch and Link Exchange) instruction is similar to BX, but also stores the address of
the next instruction in the link register (LR). This allows for a return to the instruction following
the BLX instruction, similar to a subroutine call. Like BX, BLX can also switch between ARM
and THUMB instruction modes.

Both BX and BLX instructions are particularly useful for implementing function calls and
returning from them, as well as for implementing interrupt handlers, as they allow switching
between different instruction modes and saving the return address in the LR register.

QUESTION 4:
Which of the following statements is true regarding the use of 16-bit memory with THUMB code
in ARM architecture?
a) The above configuration is power efficient.
b) Using 16-bit memory with THUMB code is always the best solution for all ARM
applications.
c) Accessing 16-bit memory requires more power than accessing 32-bit memory.
d) Using 16-bit memory with THUMB code can lead to reduced memory utilization and
higher memory costs.

Correct Answer: A

Detailed Solution:

For best cost and power efficiency, use 16-bit memory with THUMB code

QUESTION 5:
In ARM7, what is the vector address of IRQ interrupt?
a) 0x00000004
b) 0x00000008
c) 0x0000000C
d) 0x00000018
Correct Answer: D

Detailed Solution:

In ARM7 architecture, the vector address of the IRQ (Interrupt Request) interrupt is fixed at
address 0x00000018. This means that when an IRQ interrupt occurs, the processor looks for the
interrupt handler code at this address in the interrupt vector table.
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

QUESTION 6:
How many processor modes are available in the ARM cortex-M series processor?

a) 1
b) 2
c) 4
d) 7

Correct Answer: B

Detailed Solution:

In the ARM Cortex-M series processors, there are two main processing modes available:

1. Thread mode: This is the standard mode of operation for most application code. In this
mode, the processor executes normal program instructions and handles interrupts as they occur.

2. Handler mode: This mode is entered automatically when an exception or interrupt occurs. In
this mode, the processor executes an interrupt service routine (ISR) or exception handler to
service the interrupt or exception.

QUESTION 7:
Which of the following registers acts as a program counter(PC) in the ARM cortex-M series
processor?

a) R0
b) R1
c) R12
d) R15

Correct Answer: D

Detailed Solution:
In the ARM Cortex-M series processors, R15 register (also known as the "Program Counter" or
PC) is used to store the memory address of the next instruction to be fetched and executed.
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

QUESTION 8:
What is the address bus size of PIC18F452 for accessing Data memory?
a) 21 bit
b) 12 bit
c) 16 bit
d) 8 bit

Correct Answer: B

Detailed Solution:
The PIC18F microcontroller has 4 KB of data memory, it would require a 12-bit address bus
(2^12 = 4,096)

QUESTION 9:
Which company originally developed the AVR microcontroller?

a) Intel
b) Texas Instruments
c) Atmel
d) Motorola

Correct Answer: C

Detailed Solution:
AVR architecture was conceived by two students at Norwegian Institute of Technology (NTH)
and further refined and developed at Atmel Norway, the Atmel company founded by the two
chip architects.
QUESTION 10:
How much In-system programmable flash memory is available in the AVR AT90S2313
microcontroller?
a) 1 KB
b) 2 KB
c) 4 KB
d) 8 KB
Correct Answer: B

Detailed Solution:
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

QUESTION 11:
How many 8-bit timer modules are there in the AVR AT90S2313 microcontroller?
a) 1
b) 2
c) 3
d) 4
Correct Answer: A

Detailed Solution:

The AVR AT90S2313 microcontroller has a one timer module.

QUESTION 12:
How many general-purpose registers are there in the AVR AT90S2313 microcontroller?
a) 8
b) 16
c) 32
d) 64

Correct Answer: C

Detailed Solution:

32 general purpose registers having storage capacity of 8-Bits. Named R0,R1,R2 to R31.

QUESTION 13:
What is the purpose of the compare value in CTC mode for the timer module in the AVR
AT90S2313 microcontroller?
a) To generate interrupts when the counter overflows
b) To set the maximum counter value for the timer
c) To trigger the timer to start counting
d) To generate interrupts when the counter reaches the compare value
Correct Answer: D

Detailed Solution:

QUESTION 14:
What are some of the applications for the timer module in the AVR AT90S2313 microcontroller?
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

a) Measuring time intervals


b) Generating precise time delays
c) Controlling the duty cycle of a PWM signal
d) All of the above

Correct Answer: D

Detailed Solution:

The timer/counter module in the AVR AT90S2313 microcontroller can be used for a variety of
applications, including measuring time intervals, generating precise time delays, and controlling
the duty cycle of a PWM signal. These features make it a versatile tool for a wide range of
microcontroller applications.

QUESTION 15:
What are the different modes of operation for the timer module in the AVR AT90S2313
microcontroller?
a) Normal mode
b) CTC mode
c) PWM mode
d) All of the above
Correct Answer: D

Detailed Solution:

The timer/counter module in the AVR AT90S2313 microcontroller can operate in three different
modes: normal mode, CTC (compare match) mode, and PWM (pulse width modulation) mode.
In normal mode, the timer simply counts up from zero to its maximum value and then overflows.
In CTC mode, the timer counts up until it reaches a compare value set by the user, at which point
it generates an interrupt and starts over. In PWM mode, the timer is used to generate a square
wave with a variable duty cycle.

***********END*******

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy