Scribd Logo
Upload

Welcome to Scribd!

  • 11 views

    Iwomi Elect

    Uploaded by

    P1nice48
    The document describes a bistable voltage divider circuit design to generate a frequency of 4kHz. It includes the circuit diagram, components, simulation procedure, output waveform, observation, precautions, and conclusion that the circuit generates output pulses at half the frequency of the input trigger pulse as verified through Multisim simulation software.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd

    Iwomi Elect

    Uploaded by

    P1nice48
    11 views5 pages
    The document describes a bistable voltage divider circuit design to generate a frequency of 4kHz. It includes the circuit diagram, components, simulation procedure, output waveform, observation, precautions, and conclusion that the circuit generates output pulses at half the frequency of the input trigger pulse as verified through Multisim simulation software.

    Original Description:

    Simulation

    Original Title

    iwomi elect

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document describes a bistable voltage divider circuit design to generate a frequency of 4kHz. It includes the circuit diagram, components, simulation procedure, output waveform, observation, precautions, and conclusion that the circuit generates output pulses at half the frequency of the input trigger pulse as verified through Multisim simulation software.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    11 views5 pages

    Iwomi Elect

    Uploaded by

    P1nice48
    The document describes a bistable voltage divider circuit design to generate a frequency of 4kHz. It includes the circuit diagram, components, simulation procedure, output waveform, observation, precautions, and conclusion that the circuit generates output pulses at half the frequency of the input trigger pulse as verified through Multisim simulation software.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    You are on page 1of 5

    BISTABLE VOLTAGE DIVIDER CIRCUIT.

    Aim: To Design pulse divider Bistable multivibrator to generate frequency of 4khz

    Apparatus

     Resistors
     Transistors
     Signal generator
     Power supply
     Oscilloscope

    Circuit diagram

    BISTABLE VOLTAGE DIVIDER CIRCUIT


    XFC1
    VCC
    123
    5v

    XSC1

    R1 R2 Ext Trig
    +
    3.9kΩ 3.9kΩ _
    A B
    + _ + _

    R3 R4
    47kΩ 47kΩ

    Q2 Q1
    2N3904 2N3904
    R5 D1 D2
    R7 R6
    100kΩ 1N4149 1N4149 R8
    220kΩ 100kΩ
    220kΩ
    VDC4
    C1 C2
    0.0V

    1nF
    1nF

    V1
    4kHz
    10V
    Bistable Multivibrator is a two state non-regenerative device constructed from two
    cross-coupled transistors operating as “ON-OFF” transistor switches. In each of the
    two states, one of the transistors is cut-off while the other transistor is in saturation,
    this means that the bistable circuit is capable of remaining indefinitely in either
    stable state.the bistable circuit requires a suitable trigger pulse and to go through a
    full cycle, two triggering pulses, one for each stage are required. Switching
    between the two states is achieved by applying a single trigger pulse which in turn
    will cause the “ON” transistor to turn “OFF” and the “OFF” transistor to turn
    “ON” on the negative half of the trigger pulse. The circuit will switch sequentially
    by applying a pulse to each base in turn and this is achieved from a single input
    trigger pulse using a biased diodes as a steering circuit.

    Simulation Procedure

     Open Multisim Software.


     Click >>New >>Design 1
     Click >> Save As >> In Desktop. Rename The “ Design 1” To Your Circuit
    Name.>> “BISTABLE VOLTAGE DIVIDER CIRCUIT ” >>
     Go To >> Tool Bar >> “Place” >>The Components. Select Components
    Required For Circuit
     Draw The Circuit Diagram Of “BISTABLE VOLTAGE DIVIDER CIRCUIT”.
    Connect The Mentioned Circuit.
    Click >> Simulate Button Or Press F5 Key >> Run

    Used parameter
    Pulse Amplitude = 10khz
    Input frequency = 4khz
    Desired frequency = 2khz
    Clock signal setting

    Output waveform
    Output frequency

    Observation

    1. the output pulses have a frequency th exactly one half ( ƒ/2 ) that of the
    trigger input pulse frequency due to them changing state from a single input
    pulse. In other words the circuit produces
    Precaution

    1. The termimals of the components in the circuit were connected accordingly


    2. The circuit connection are done as instructed in the given parameters
    3. The probes of the the oscilloscope is connected to the output of the Bistable
    multivibrator
    4. Caliberate the oscilloscope more accurately
    5. The Ampitude of the signal is fixed at a point and not more than 10v
    6. Reading were taking very carefully

    Conclusion

    The simulation was carried out successfully and the the output pulses have a frequency texactly
    one half ( ƒ/2 ) that of the trigger input pulse frequency and Is Verified Using Multisim
    Software

    You might also like

    pFad - Phonifier reborn

    Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

    Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


    Alternative Proxies:

    Alternative Proxy

    pFad Proxy

    pFad v3 Proxy

    pFad v4 Proxy