Mma 98 B
Mma 98 B
P5MMA98/P5MMS98
P5MMA2/P5MMS2
AMI BIOS
REFERENCE MANUAL
Revision 1.1
The information in this User’s Manual has been carefully reviewed and is believed to be
accurate. The vendor assumes no responsibility for any inaccuracies that may be
contained in this document, makes no commitment to update or to keep current the
information in this manual, or to notify any person or organization of the updates.
The manufacturer reserves the right to make changes to the product described in this
manual at any time and without notice. This product, including software, if any, and
documentation may not, in whole or in part, be copied, photocopied, reproduced, translated
or reduced to any medium or machine without prior written consent.
Unless you request and receive written permission from the manufacturer, you may not
copy any part of this document.
All products and company names mentioned are trademarks or registered trademarks of
their respective holders.
Do not upgrade the BIOS unless you are notified to do so. Please call technical
support first before upgrading the boot-block BIOS.
Table of Contents
iii
Table of Contents
iv
PRINTED IN U.S.A.
Chapter 1: AMI BIOS
Chapter 1
AMI BIOS
1-1 Introduction
This chapter describes the AMIBIOS for the Intel 430 TX chipset
which is designed for an Intel Pentium ® 75/90/100/120/133/150/
166/180/200/233 MHz, Cyrix/IBM 5x86, 6x86, AMD-K5, AMD-K6 and
MMX TM processors. The AMI ROM BIOS is stored in the Flash
EEPROM and is easily upgraded using a floppy disk-based pro-
gram.
System BIOS
The BIOS is the basic input output system used in all IBM ® PC,
XT™, AT ®, and PS/2 ® compatible computers. The WinBIOS is a
high-quality example of a system BIOS.
Configuration Data
1-1
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
Normally, the only visible POST routine is the memory test. The
screen that appears when the system is powered on is shown
below.
1-2
Chapter 1: AMI BIOS
1-3
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
PCI Devices:
PCI Onboard Bridge Device PCI Onboard USB Controller
PCI Onboard IDE PCI Slot 3 VGA
1-4
Chapter 2: Running Setup
Chapter 2
Running Setup
2-1 Setup
Pri Master
Pri Slave
Sec Master
Sec Slave
Choose these icons to configure the hard disk drive. When you
click on an icon, the following parameters are listed: Type, LBA/
L a r g e M o d e , B l o c k M o d e , 3 2 B i t M o d e , a n d P I O M o d e. All
parameters relate to IDE drives except Type.
2-1
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
To configure an old MFM hard disk drive, you must know the drive
parameters (number of heads, number of cylinders, number of
sectors, the starting write precompensation cylinder, and drive
capacity). Choose Type and select the hard disk drive type (1-46).
Refer to Appendix B in this manual for a list of the various hard disk
drive types. Select User in the Type field if the drive parameters on
your MFM drive do not match any of the drive type in Appendix B.
You can also enter the hard disk drive parameters. The drive pa-
rameters are:
Parameter Description
Landing Zone This number is the cylinder location where the heads will normally
park when the system is shut down.
Sectors The number of sectors per track. MFM drives have 17 sectors
per track. RLL drives have 26 sectors per track. ESDI drives
have 34 sectors per track. SCSI and IDE drive may have even
more sectors per track.
2-2
Chapter 2: Running Setup
Select the Standard option. Select the Date/Time icon. The current
values for each category are displayed. Enter new values through
the keyboard.
Floppy A
Floppy B
Choose the Floppy Drive A or B icon to specify the floppy drive type.
The settings are 360 KB 5¼ inch, 1.2 MB 5¼ inch, 720 KB 3½ inch,
1.44 MB 3½ inch, 2.88 MB 3½ inch or Not Installed.
Quick Boot
2-3
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
The options for 1st Boot Device are IDE-1, IDE-2, IDE-3, Floppy,
ARMD-FDD, ARMD-HDD, CDROM or SCSI. The options for 2nd
Boot Device are Disabled, IDE-0, Floppy, ARMD-FDD, CDROM or
SCSI. The options for 3rd Boot Device are Disabled, IDE-0, Floppy,
ARMD-FDD, CDROM or SCSI. The options for 4th Boot Device are
Disabled, IDE-0, Floppy, ARMD-FDD, CDROM or SCSI.
The Disabled option means that setup will not be considered dur-
ing the boot process.
IDE-0, IDE-1, IDE-2, IDE-3 are the four hard disks than can be in-
stalled by the BIOS. IDE-0 is the first hard disk installed by the
BIOS, IDE-1 is the second hard disk, and so on. For example, if the
system has a hard disk connected to Primary Slave and another
hard disk to Secondary Master, then IDE-0 will be referred to as the
hard disk connected to Primary Slave and IDE-1 will be referred to
as the hard disk connected to the Secondary Master. IDE-2 and
IDE-3 are not present. Note that the order of the initialization of the
devices connected to the primary and secondary channels are Pri-
mary Master first, Primary Slave second, Secondary Master third,
and Secondary Slave fourth.
The BIOS will attempt to read the boot record from 1st, 2nd, 3rd,
and 4th boot device in the selected order until it is successful in
reading the booting record. The BIOS will not attempt to boot from
any device which is not selected as the boot device.
2-4
Chapter 2: Running Setup
Boot Up Num-Lock
When this option is set to On, the BIOS turns off the Num Lock key
when the system is powered on. This will enable the end user to
use the arrow keys on both the numeric keypad and the keyboard.
The settings are On or Off. The Optimal and Fail-Safe default set-
tings are On.
Primary Display
Password Check
This option enables the password check option every time the sys-
tem boots or the end user runs WinBIOS Setup. If Always is cho-
sen, a user password prompt appears every time the computer is
turned on. If Setup is chosen, the password prompt appears if
W inBIOS Setup is executed. The Optimal and Fail-Safe default set-
tings are Setup.
2-5
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
Boot to OS/2
If DRAM size is over 64M, set this option to Yes to permit AMIBIOS to
run with IBM OS/2. The settings are No or Yes. The Optimal and
Fail-Safe default settings are No.
Internal Cache
External Cache
AMIBIOS always copies the system BIOS from ROM to RAM for
faster execution. Set this option to Enabled to permit the contents
of F0000h RAM memory segment to be written to and read from
cache memory. The settings are Disabled or Enabled. The Opti-
mal default setting is Enabled. The Fail-Safe default setting is Dis-
abled.
These options specify how the contents of the video ROM are
handled. The settings are: Disabled, Cached or Enabled. When
set to Cached, the contents of the video ROM area from C0000h-
C7FFFh are not only copied from ROM to RAM, the contents of the
C0000h-C7FFFh RAM can be written to or read from cache memory.
The Optimal and Fail-Safe default settings are Enabled.
2-6
Chapter 2: Running Setup
These options specify how the contents of the adaptor ROM named
in the option title are handled. The ROM area that is not used by
ISA adapter cards will be allocated to PCI adapter cards. The
settings are: Disabled, Cached or Enabled. When Cached, the
contents of the ROM area are not only copied from ROM to RAM for
faster execution, the contents of the RAM area can be written to or
read from cache memory. The Optimal and Fail-Safe default
settings are Disabled.
USB Function
Set this option to Enabled to enable the USB (Universal Serial Bus)
functions. The settings for this option are Enabled or Disabled.
The Optimal and Fail-Safe default settings are Disabled.
Set this option to Enabled to enable the USB keyboard and mouse.
The settings for this option are Enabled or Disabled. The Optimal
and Fail-Safe default settings are Disabled.
When set to Enabled, and the CAS Latency bit is "0", then a RAS# to
CAS# delay of 2 HCLKs is provided for the SDRAM. The settings for
this option are Enabled or Disabled. The Optimal and Fail-Safe
default settings are Disabled.
2-7
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
The settings for this option are 3 or 2. The Optimal and Fail-Safe
default settings are 2. When set to 2, a CAS# latency of 2 is used
for all SDRAM cycles. When set to 3, a CAS# latency of 3 is used for
all SDRAM cycles.
This controls the RAS# active to precharge time. The settings for
this option are 5 or 4. The Optimal and Fail-Safe default settings
are 5.
The settings for this option are Enabled or Disabled. Set this to
Enabled to allow the system to perform SDRAM read cycle base on
the expected logic specified by the chipset. The Optimal and Fail-
Safe default settings are Disabled.
DRAM Speed
You can define the DRAM read burst timing by setting the DRAM
speed to Manual. This option sets the timing for system memory
burst mode read operations. The settings for this option are
x4EDO/x4FPM, x3EDO/x4FPM, or x2EDO/x3FPM. The Optimal and
Fail-Safe default settings are x4EDO/x4FPM.
2-8
Chapter 2: Running Setup
You can define the DRAM write burst timing by setting the DRAM
speed to Manual. This option sets the timing for system memory
burst mode write operations. The settings for this option are
x4EDO/x4FPM, x3EDO/x3FPM, or x2EDO/x2FPM. The Optimal and
Fail-Safe default settings are x4EDO/x4FPM.
You can define the DRAM leadoff timing by setting the DRAM speed
to Manual. This option sets the leadoff timings (Read leadoff/W rite
leadoff/RAS# Precharge). The settings are 11/7/3, 10/6/3, 11/7/4, or
10/6/4. The Optimal and Fail-Safe default settings are 11/7/3.
This option controls the strength of the output buffers driving the
MA, MAA, SRAS#, SCAS#, MWE# and CKE pins. The settings for
this option are 10mA/10mA, 10mA/16mA, 16mA/10mA or 16mA/
16mA. The Optimal and Fail-Safe default settings are 10mA/10mA.
When set to Enabled, the MTXC will keep the page open until a
page/row miss. When set to Disabled, the MTXC will use additional
information to keep the DRAM page open when host may be "right
back". The Optimal and Fail-Safe default settings are Enabled.
2-9
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
To ensure that the data stored in the DRAM will not get lost, the bit
cells containing the charges must be periodically recharged to a
good level. This process is called DRAM refresh. This feature
enables the user to select the DRAM refresh time interval. The
settings for this option are 15.6 us, 31.2 us, 64.4 us, 125 us or 256
us. The Optimal and Fail-Safe default settings are 15.6 us.
The settings for this option are CBR or Self. The Optimal and Fail-
Safe default settings are CBR. When set to CBR, the CBR refresh
mode is selected during the suspend period. If set to Self, self
refresh mode is selected for refreshing the DRAMs during the sus-
pend period.
Memory Hole
This option allows a memory hole to be specified for either the 512-
640KB region or the 15-16MB region. The settings for this option
are Disabled, 512-640KB, 15-16MB or 14-16MB. The Optimal and
Fail-Safe default settings are Disabled.
This option sets the 8 bit recovery time in the chipset. This option
increases the delay between back-to-back I/O instructions. The set-
tings for this option are Disabled, 8 Sysclk, 1 Sysclk, 2 Sysclk, 3
Sysclk, 4 Sysclk, 5 Sysclk, 6 Sysclk or 7 Sysclk. The Optimal and
Fail-Safe default settings are Disabled.
2-10
Chapter 2: Running Setup
This option sets the 16 bit recovery time in the chipset. This option
increases the delay between back-to-back I/O instructions. The set-
tings for this option are Disabled, 1 Sysclk, 2 Sysclk, 3 Sysclk and
4 Sysclk. The Optimal and Fail-Safe default settings are Disabled.
This option is for P5MMS98 and P5MMS2 only. The settings are AT
or ATX. The Optimal and Fail-Safe default settings are AT.
Power Management/APM
Set this option to Enabled to enable the Intel 430TX power manage-
ment features and APM (Advanced Power Management). The set-
tings are Enabled or Disabled. The Optimal and Fail-Safe default
settings are Disabled.
Instant-On Support
2-11
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
This option specifies the power state that the green PC-compliant
video monitor enters when AMIBIOS places it in a power savings
state after the specified period of display inactivity has expired. The
settings are Off, Standby, or Suspend. The Optimal and Fail-Safe
default settings are Standby.
This option specifies the power conserving state that the VESA VGA
video subsystem enters after the specified period of display inactiv-
ity has expired. The settings are Disabled, Standby, or Suspend.
The Optimal and Fail-Safe default settings are Disabled.
This option specifies the power conserving state that the hard disk
drive enters after the specified period of hard drive inactivity has
expired. The settings are Disabled, Standby, or Suspend. The
Optimal and Fail-Safe default settings are Disabled.
This option specifies the length of a period of hard disk drive inac-
tivity. When this length of time expires, the computer enters power-
conserving state specified in the Hard Disk Power Down Mode op-
tion. The settings are Disabled and 1 Min through 15 Min in 1
minute intervals. The Optimal and Fail-Safe default settings are
Disabled.
This allows you to set the standby time out and suspend time out
timer unit. The settings are 32 secs, 4 msec, 4 min or 4 sec. The
Optimal and Fail-Safe default settings are 4 min.
2-12
Chapter 2: Running Setup
The value of the slow clock ratio indicates the percentage of time
the STPCLK# signal is asserted while in the thermal throttle mode.
The settings are 0-12.5%, 12.5-25%, 25-37.5%, 37.5%-50%, 50%-
62.5%, 62.5-75%, and 75%-87.5%. The Optimal and Fail-Safe de-
fault settings are 50%-62.5%.
Display Activity
2-13
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
These options are for event monitoring. The settings for each of
these options are Monitor or Ignore. The Optimal default setting for
all devices is Ignore. The Fail-Safe default setting is Ignore except
for Device 6.
The settings for this option are Yes or No. The Optimal and Fail-
Safe default settings are No. Set this option to Yes if the operating
system in the computer is aware of and follows the Plug and Play
specification. AMIBIOS only detects and enables PnP ISA adapter
cards that are required for system boot. Currently, only Windows
95' is PnP-Aware. Set this option to No if the operating system
(such as DOS, OS/2, Windows 3.x) does not use PnP. You must
set this option correctly. Otherwise, PnP-aware adapter cards in-
stalled in the computer will not be configured properly. This option
can be safely set to No in Windows 95'.
This option specifies the latency timings in PCI clocks for all PCI
devices. The settings are 32, 64, 96, 128, 160, 192, 224, or 248.
The Optimal and Fail-Safe default settings are 64.
2-14
Chapter 2: Running Setup
The settings for this option are Enabled or Disabled. The Optimal
and Fail-Safe default settings are Disabled. When set to Enabled,
multiple VGA devices operating on different buses can handle data
from the CPU on each set of palette registers on every video device.
Bit 5 of the command register in the PCI device configuration space
is the VGA Palette Snoop bit (0 is disabled). For example: if there
are two VGA devices in the computer (one PCI and one ISA) and
this option is disabled, data read and written by the CPU is only
directed to the PCI VGA device's palette registers. If enabled, data
read and written by the CPU is directed to both the PCI VGA device's
palette registers and the ISA VGA palette registers. This will permit
the palette registers of both devices to be identical. This option
must be set to Enabled if any ISA adapter card installed in the sys-
tem requires VGA palette snooping.
Set this option to Enabled to specify that the IDE controller on the
PCI local bus includes a bus mastering capability. The settings for
this option are Enabled or Disabled. The Optimal and Fail-Safe
default settings are Disabled.
2-15
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
These options specify the PCI interrupt used by the primary (or sec-
ondary) IDE channel on the offboard PCI IDE controller. The set-
tings are Disabled, Hardwired, INTA, INTB, INTC, or INTD. The
Optimal and Fail-Safe default settings are Disabled.
DMA Channel 0
DMA Channel 1
DMA Channel 3
DMA Channel 5
DMA Channel 6
DMA Channel 7
The settings are PnP or ISA/EISA. The Optimal and Fail-Safe de-
fault settings are PnP.
IRQ3
IRQ4
IRQ5
IRQ7
IRQ9
IRQ10
IRQ11
IRQ12
IRQ14
IRQ15
2-16
Chapter 2: Running Setup
These options specify which bus the specified IRQ line is used on
and allow you to reserve IRQs for legacy ISA adapter cards. If more
IRQs must be removed from the pool, the end user can use these
options to reserve the IRQ by assigning an ISA/EISA setting to it.
Onboard I/O is configured by AMIBIOS. All IRQs used by onboard I/
O are configured as PCI/PnP.
IRQ14 and 15 will not be available if the onboard PCI IDE is en-
abled. If all IRQs are set to ISA/EISA and IRQ14 and 15 are allo-
cated to the onboard PCI IDE, IRQ 9 will still be available for PCI
and PnP devices. This is because at least one IRQ must be avail-
able for PCI and PnP devices.
This option specifies the size of the memory area reserved for
legacy ISA adapter cards. The settings are Disabled, 16K, 32K, or
64K. The Optimal and Fail-Safe default settings are Disabled.
This option specifies the beginning address (in hex) of the reserved
memory area. The specified ROM memory area is reserved for use
by legacy ISA adapter cards. The settings are C0000, C4000,
C8000, CC000, D0000, D4000, D8000, or DC000. The Optimal
and Fail-Safe default settings are C8000.
2-17
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
OnBoard FDC
This option specifies the base I/O port address of serial port 1. The
settings are Auto (AMIBIOS automatically determines the correct
base I/O port address), Disabled, 3F8h, 2F8h, 2E8h, or 3E8h. The
Optimal and Fail-Safe default settings are Auto.
This option specifies the base I/O port address of serial port 2. The
settings are Auto (AMIBIOS automatically determines the correct
base I/O port address), Disabled, 3F8h, 2F8h, 2E8h, or 3E8h. The
Optimal and Fail-Safe default settings are Auto.
IR Port Support
Use this feature to enable or disable support for infrared. The set-
tings for this option are Enabled or Disabled. The Optimal and
Fail-Safe default settings are Disabled.
IR Mode Select
2-18
Chapter 2: Running Setup
Use this feature to select the base address for the infrared port.
The settings are 3E0, 2EO, 3E8, or 2E8. The Optimal and Fail-Safe
default settings are 2E8.
IR IRQ Select
Use this feature to select the IRQ for the infrared port. The settings
are 3, 4, 10, or 11. The Optimal and Fail-Safe default settings are
10.
IR DMA Select
Use this feature to select the DMA mode for the infrared port. The
settings are Disabled, 0, 1, or 3. The Optimal and Fail-Safe default
settings are Disabled.
This option specifies the base I/O port address of the parallel port
on the motherboard. The settings are Auto (AMIBIOS automatically
determines the correct base I/O port address), Disabled, 378h,
278h, or 3BCh. The Optimal and Fail-Safe default settings are Auto.
This option specifies the parallel port mode. The settings are Nor-
mal, Bi-Dir, EPP or ECP. The Optimal and Fail-Safe default settings
are Bi-Dir. When set to Normal, the normal parallel port mode is
used. Use Bi-Dir to support bidirectional transfers. Use ECP (Ex-
tended Capabilities Port) to achieve data transfer rates of up to
2.5Mbps. ECP uses the DMA protocol and provides symmetric bidi-
rectional communication.
2-19
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
EPP Version
The settings are 1.7 or 1.9. The Optimal and Fail-Safe default set-
tings are N/A.
This option specifies the parallel port IRQ. The settings are Auto, 5
or 7. The Optimal and Fail-Safe default settings are Auto.
This option is only available if the settting of the parallel port mode
option is ECP. The settings are None, 0 (DMA channel 0), 1 (DMA
channel 1), or 3 (DMA channel 3). The Optimal and Fail-Safe de-
fault settings are N/A.
OnBoard IDE
Remote Power On
2-20
Chapter 2: Running Setup
Use this option to set the CPU overheat warning temperature. The
settings are 45 °C through 75 °C in 1 °C intervals. The Optimal and
Fail-Safe default settings are 55 °C.
The CPU internal clock will slow down to the specified frequency
when it is overheated.
2-21
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
2-2-1 Supervisor
User
The system can be configured so that all users must enter a pass-
word every time the system boots or when the WINBIOS setup is
executed. You can set either a Supervisor password or a User
password. If you do not want to use a password, just press <En-
ter> when the password prompt appears.
2-2-2 Anti-Virus
2-22
Chapter 2: Running Setup
Use this icon to let the BIOS autodetect the IDE hard drive.
2-3-2 Language
The Optimal and Fail-Safe default settings for this option are En-
glish.
2-23
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User's Manual
2-24
Appendix A: Hard Disk Error Messages
Appendix A
Hard Disk Error Messages
The first group of errors listed below may appear during the
initialization process, before anything else happens.
A-1
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
NOTE
A-2
Appendix A: Hard Disk Error Messages
A-3
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
A-4
Appendix B: BIOS Hard Disk Drive Types
Appendix B
BIOS Hard Disk Drive Types
Table B-1. AMI BIOS Hard Disk Drive Types
B-1
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
B-2
Appendix C: BIOS Error Beep Codes
Appendix C
BIOS Error Beep Codes
Non-fatal errors are those which, in most cases, allow the system
to continue the boot-up process. The error messages normally
appear on the screen. See Appendix E for BIOS Error Messages.
Fatal errors are those which will not allow the system to continue
the boot-up procedure. If a fatal error occurs, you should consult
with your system manufacturer for possible repairs.
C-1
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
C-2
Appendix D: AMI BIOS POST Diagnostics Error Messages
Appendix D
D-1
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
D-2
Appendix D: AMI BIOS POST Diagnostics Error Messages
D-3
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
D-4
Appendix D: AMI BIOS POST Diagnostics Error Messages
D-5
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
D-6
Appendix D: AMI BIOS POST Diagnostics Error Messages
D-7
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
D-8
Appendix D: AMI BIOS POST Diagnostics Error Messages
D-9
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
D-10
Appendix E: BIOS Non-Fatal Error Messages
Appendix E
BIOS Non-Fatal Error Messages
Note the error message and press the <F1 > key to continue with
the boot up sequence.
NOTE
E-1
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
E-2
Appendix E: BIOS Non-Fatal Error Messages
E-3
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
19. CMOS Time & Date Not Set — Run the ‘Standard
CMOS Setup’ of the BIOS SETUP Program to set the
date and time of the CMOS.
E-4
Appendix E: BIOS Non-Fatal Error Messages
E-5
SUPER P5MMA98/P5MMS98/P5MMA2/P5MMS2 User’s Manual
E-6