1

10 (a) In the space, draw the standard symbol for a light-emitting diode (LED).

[1]

(b) Table 10.1 shows the truth table for a logic gate.

Table 10.1

input 1 input 2 output

0 0 1
0 1 0
1 0 0
1 1 0

State the name of the logic gate which has this truth table.

...............................................................................................................................................[1]

(c) It is possible to connect together the two inputs of the gate in (b).

Using two or more of the logic gates in (b), design a circuit with two inputs and one output
which has the truth table shown in Table 10.2.

Table 10.2

input 1 input 2 intermediate point, X output

0 0 0
0 1 1
1 0 1
1 1 1

(i) Draw your circuit in the space below.

There is no need to use the symbol for the logic gate. Boxes with the two inputs and one
output are sufficient.

[2]
(ii) Label an intermediate point of your circuit with the letter X. Complete the table with the
logic levels for this point in the blank column of the table. [1]

[Total: 5]
© UCLES 2017 0625/42/M/J/17
 2

10 (a) (i) Fig. 10.1 shows the symbol for a circuit component.

Fig. 10.1

Name this component.

................................................................................................................................ [1]

(ii) In the space below, draw the symbol for a NOT gate.

[1]
(b) Fig. 10.2 shows a digital circuit.

A C
B

E
D

Fig. 10.2

Complete the truth table for this circuit.

input A input B output C input D output E

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

[3]

© UCLES 2016 06_0625_41_2016_1.10

 3

(c) Suggest a modification to the circuit in Fig. 10.2 to produce the output Z in the truth table below.
It may help you to compare this truth table with the truth table in (b).

input A input B input D output Z

0 0 0 0

0 0 1 0

0 1 0 0

0 1 1 0

1 0 0 0

1 0 1 0

1 1 0 0

1 1 1 1

...........................................................................................................................................

........................................................................................................................................... [1]

[Total: 6]

© UCLES 2016 06_0625_41_2016_1.10 [Turn over

 4

8 (a) (i) In the space below, draw the symbol for a NOR gate.

[1]

(ii) Complete the truth table for a NOR gate.

input 1 input 2 output

0 0

0 1

1 0

1 1

[2]

(b) The fuel for an engine needs to be warm in order for the engine to work. If the temperature
of the fuel is below the working temperature TW, an LED emits light.

Fig. 8.1 is the diagram of the circuit that includes the LED.

Fig. 8.1

Component Y is in thermal contact with the fuel.

(i) State the name of component X and the name of component Y.

X ............................................................................................................................

Y ............................................................................................................................

[2]

© UCLES 2016 06_0625_43_2016_1.8

 5

(ii) The fuel is too cold and the LED is emitting light.

State and explain what happens in the circuit as the temperature of the fuel increases
to a value above TW.

................................................................................................................................

................................................................................................................................

................................................................................................................................

................................................................................................................................

................................................................................................................................

................................................................................................................................ [3]

(c) In Fig. 8.2, the LED is now in parallel with component X instead of with component Y.

Fig. 8.2

The temperature of component Y increases from a value below TW to a value above TW.

Predict what happens in this circuit. Suggest a use for the circuit.

...........................................................................................................................................

...........................................................................................................................................

...........................................................................................................................................

........................................................................................................................................... [2]

[Total: 10]

© UCLES 2016 06_0625_43_2016_1.8 [Turn over

 6

8 (a) A conducting sphere is mounted on an insulating stand. Explain how you would use a
positively charged rod of insulating material to charge the sphere by induction.

...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

............................................................................................................................................. [3]

(b) Fig. 8.1 shows an electronic component.

Fig. 8.1

State the name of the component shown in Fig. 8.1 .......................................................... [1]

(c) In the space below, write down the truth table for a NAND gate.

[2]

© UCLES 2019 0625/42/M/J/19 [Turn over

 7

(d) Fig. 8.2 shows the connections to two logic gates.

A D
B

E
C

Fig. 8.2

Table 8.1 shows part of the truth table for the arrangement of logic gates in Fig. 8.2.

Complete Table 8.1 for the input values shown.

Table 8.1

intermediate
inputs output
point
A B C D E
0 0 1
0 1 1
1 1 0
1 1 1
[3]

[Total: 9]

© UCLES 2019 0625/42/M/J/19

 8

(c) Fig. 9.2 shows the connections between two logic gates.

A D
B

E
C

Fig. 9.2

Complete the truth table shown in Table 9.1 for this combination of logic gates.

Table 9.1

inputs intermediate output

point
A B C D E
0 1 1
1 0 1
1 1 0
1 1 1
[3]

(d) Referring to a simple electron model, state what distinguishes electrical conductors from
electrical insulators.

...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

............................................................................................................................................. [1]

[Total: 7]

© UCLES 2019 0625/43/M/J/19 [Turn over

 9

9 (a) Describe how a digital signal differs from an analogue signal. You may draw a diagram.

...................................................................................................................................................

...................................................................................................................................................

............................................................................................................................................. [2]

(b) (i) In the appropriate box, draw the symbol for an AND gate and the symbol for an OR gate.

AND gate OR gate

[1]

(ii) State how the behaviour of an AND gate differs from that of an OR gate.

...........................................................................................................................................

..................................................................................................................................... [1]

© UCLES 2020 0625/41/M/J/20 [Turn over

 10

(c) An arrangement of logic gates A, B and C is shown in Fig. 9.1. The arrangement has two
inputs, X and Y and two outputs P and Q.

X B

P
Y

Fig. 9.1

Output P of logic gate B has logic state 1 (high).

(i) Determine the logic states of the two inputs of logic gate B.

upper input = ...............................................................

lower input = ...............................................................

[1]

(ii) Determine and explain the logic state of output Q.

...........................................................................................................................................

...........................................................................................................................................

...........................................................................................................................................

...........................................................................................................................................

logic state of Q = ......................................................... [3]

[Total: 8]

© UCLES 2020 0625/41/M/J/20

 11

9 (a) Complete the truth table shown in Table 9.1 for a NAND gate.

Table 9.1

input 1 input 2 output

0 0
0 1
1 0
1 1
[1]

(b) The circuit shown in Fig. 9.1 contains two different types of gate, labelled X and Y.

A C
X
B
X E

Y D

Fig. 9.1

Table 9.2 shows a partially completed truth table for this circuit.

Table 9.2

input intermediate point output

A B C D E
0 0 0 0
0 1 1 0
1 0 1 0
1 1 1 1

(i) From Table 9.2, deduce the name of logic gate Y.

Ring your answer from the list.

AND NAND NOR NOT OR [1]

(ii) Complete the truth table in Table 9.2. [2]

(c) There is a current of 3.0 A in a copper wire. Calculate how many electrons pass through the
copper wire every 60 s. The charge on an electron is 1.6 × 10–19 C.

number of electrons = ......................................................... [3]

[Total: 7]
© UCLES 2020 0625/42/M/J/20 [Turn over
 12

8 (a) State the difference between an analogue signal and a digital signal. You may draw a diagram
to help explain your answer.

...................................................................................................................................................

............................................................................................................................................. [2]

(b) Draw the symbol for a NOR gate.

[1]

© UCLES 2021 0625/43/M/J/21 [Turn over

 13

(c) Fig. 8.1 shows a combination of logic gates X, Y and Z. The gates are not represented by the
standard symbols.

A logic
B gate D logic logic
X E F
gate gate
C
Y Z

Fig. 8.1

Table 8.1 shows a partly completed truth table for this combination of logic gates.

Table 8.1

intermediate
inputs output
points
A B C D E F
0 0 0 0 0
0 1 0 0 0
1 0 1 0 1
1 1 1 1 1
0 0 0 0 0
0 1 0 0 0
1 0 1 0 1
1 1 1 1 1

(i) From Table 8.1, deduce:

1. the name of logic gate X

..................................................................................................................................... [1]

2. the name of logic gate Y.

..................................................................................................................................... [1]

(ii) Logic gate Z is a NAND gate.

Complete column F of Table 8.1. [2]

[Total: 7]

© UCLES 2021 0625/43/M/J/21