SN65176B, SN75176B

DIFFERENTIAL BUS TRANSCEIVERS

SLLS101D – JULY 1985 – REVISED APRIL 2003

D Bidirectional Transceivers SN65176B . . . D OR P PACKAGE

D Meet or Exceed the Requirements of ANSI

SN75176B . . . D, P, OR PS PACKAGE
(TOP VIEW)
Standards TIA/EIA-422-B and TIA/EIA-485-A
and ITU Recommendations V.11 and X.27 R 1 8 VCC
D Designed for Multipoint Transmission on RE 2 7 B
Long Bus Lines in Noisy Environments DE 3 6 A
D 3-State Driver and Receiver Outputs
D 4 5 GND

D Individual Driver and Receiver Enables

D Wide Positive and Negative Input/Output
Bus Voltage Ranges
D Driver Output Capability . . . ±60 mA Max
D Thermal Shutdown Protection
D Driver Positive and Negative Current
Limiting
D Receiver Input Impedance . . . 12 kΩ Min
D Receiver Input Sensitivity . . . ±200 mV
D Receiver Input Hysteresis . . . 50 mV Typ
D Operate From Single 5-V Supply

description/ordering information
The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional
data communication on multipoint bus transmission lines. They are designed for balanced transmission lines
and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.
The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver,
both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low
enables, respectively, that can be connected together externally to function as a direction control. The driver
differential outputs and the receiver differential inputs are connected internally to form differential input/output
(I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or VCC = 0.
These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for
party-line applications.

ORDERING INFORMATION
ORDERABLE TOP-SIDE
TA PACKAGE†
PART NUMBER MARKING
PDIP (P) Tube of 50 SN75176BP SN75176BP
Tube of 75 SN75176BD
0°C to 70°C SOIC (D) 75176B
Reel of 2500 SN75176BDR
SOP (PS) Reel of 2000 SN75176BPSR A176B
PDIP (P) Tube of 50 SN65176BP SN65176BP
–40°C to 105°C Tube of 75 SN65176BD
SOIC (D) 65176B
Reel of 2500 SN65176BDR
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Copyright  2003, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments On products compliant to MIL-PRF-38535, all parameters are tested
standard warranty. Production processing does not necessarily include unless otherwise noted. On all other products, production
testing of all parameters. processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

description/ordering information (continued)

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current
limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur
at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 kΩ,
an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.
The SN65176B and SN75176B can be used in transmission-line applications employing the SN75172 and
SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

Function Tables

DRIVER
INPUT ENABLE OUTPUTS
D DE A B
H H H L
L H L H
X L Z Z

RECEIVER
DIFFERENTIAL INPUTS ENABLE OUTPUT
A–B RE R
VID ≥ 0.2 V L H
–0.2 V < VID < 0.2 V L ?
VID ≤ –0.2 V L L
X H Z
Open L ?
H = high level, L = low level, ? = indeterminate,
X = irrelevant, Z = high impedance (off)

logic diagram (positive logic)

3
DE
4
D
2
RE 6
1 A
R 7 Bus
B

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

schematics of inputs and outputs

EQUIVALENT OF EACH INPUT TYPICAL OF A AND B I/O PORTS TYPICAL OF RECEIVER OUTPUT

VCC VCC VCC

85 Ω
R(eq) NOM

16.8 kΩ 960 Ω
Input NOM NOM

960 Ω
NOM Output

GND
Driver input: R(eq) = 3 kΩ NOM Input/Output
Enable inputs: R(eq )= 8 kΩ NOM Port
R(eq) = Equivalent Resistor

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Voltage range at any bus terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –10 V to 15 V
Enable input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Package thermal impedance, θJA (see Notes 2 and 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97°C/W
P package . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85°C/W
PS package . . . . . . . . . . . . . . . . . . . . . . . . . . . 95°C/W
Operating virtual junction temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.
2. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3

SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

recommended operating conditions

MIN TYP MAX UNIT
VCC Supply voltage 4.75 5 5.25 V
12
VI or VIC Voltage at any bus terminal (separately or common mode) V
–7
VIH High-level input voltage D, DE, and RE 2 V
VIL Low-level input voltage D, DE, and RE 0.8 V
VID Differential input voltage (see Note 4) ±12 V
Driver –60 mA
IOH High level output current
High-level
Receiver –400 µA
Driver 60
IOL Low level output current
Low-level mA
Receiver 8
SN65176B –40 105
TA Operating free
free-air
air temperature °C
SN75176B 0 70
NOTE 4: Differential input/output bus voltage is measured at the noninverting terminal A, with respect to the inverting terminal B.

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS† MIN TYP‡ MAX UNIT
VIK Input clamp voltage II = –18 mA –1.5 V
VO Output voltage IO = 0 0 6 V
|VOD1| Differential output voltage IO = 0 1.5 3.6 6 V
1/2 VOD1
RL = 100 Ω, See Figure 1
|VOD2| g
Differential output voltage or 2¶ V
RL = 54 Ω, See Figure 1 1.5 2.5 5
VOD3 Differential output voltage See Note 5 1.5 5 V
Change g in magnitude
g
∆|VOD| RL = 54 Ω or 100 Ω
Ω, See Figure 1 ±0 2
±0.2 V
of differential output voltage§
+3
VOC Common mode output voltage
Common-mode RL = 54 Ω or 100 Ω
Ω, See Figure 1 V
–1
Change
g in magnitude
g
∆|VOC| RL = 54 Ω or 100 Ω
Ω, See Figure 1 ±0 2
±0.2 V
of common-modeoutput voltage§
Output disabled,, VO = 12 V 1
IO Output current mA
See Note 6 VO = –7 V –0.8
IIH High-level input current VI = 2.4 V 20 µA
IIL Low-level input current VI = 0.4 V –400 µA
VO = –7 V –250
VO = 0 –150
IOS Short circuit output current
Short-circuit mA
VO = VCC 250
VO = 12 V 250
Outputs enabled 42 70
ICC Supply current (total package) No load mA
Outputs disabled 26 35
† The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.
‡ All typical values are at VCC = 5 V and TA = 25°C.
§ ∆|VOD| and ∆|VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low
level.
¶ The minimum VOD2 with a 100-Ω load is either 1/2 VOD1 or 2 V, whichever is greater.
NOTES: 5. See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.
6. This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does
not apply for a combined driver and receiver terminal.

switching characteristics, VCC = 5 V, RL = 110 Ω, TA = 25°C (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
td(OD) Differential-output delay time RL = 54 Ω, See Figure 3 15 22 ns
tt(OD) Differential-output transition time RL = 54 Ω, See Figure 3 20 30 ns
tPZH Output enable time to high level See Figure 4 85 120 ns
tPZL Output enable time to low level See Figure 5 40 60 ns
tPHZ Output disable time from high level See Figure 4 150 250 ns
tPLZ Output disable time from low level See Figure 5 20 30 ns

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5

SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

SYMBOL EQUIVALENTS
DATA-SHEET PARAMETER TIA/EIA-422-B TIA/EIA-485-A
VO Voa, Vob Voa, Vob
|VOD1| Vo Vo
|VOD2| Vt (RL = 100 Ω) Vt (RL = 54 Ω)
Vt ((test termination
|VOD3|
measurement 2)
∆|VOD| | |Vt| – |Vt| | | |Vt – |Vt| |
VOC |Vos| |Vos|
∆|VOC| |Vos – Vos| |Vos – Vos|
IOS |Isa|, |Isb|
IO |Ixa|, |Ixb| Iia, Iib

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply

voltage, and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT
VIT+ Positive-going input threshold voltage VO = 2.7 V, IO = –0.4 mA 0.2 V
VIT– Negative-going input threshold voltage VO = 0.5 V, IO = 8 mA –0.2‡ V
Vhys Input hysteresis voltage (VIT+ – VIT–) 50 mV
VIK Enable Input clamp voltage II = –18 mA –1.5 V
VID = 200 mV,, µA,,
IOH = –400 µ
VOH High level output voltage
High-level 27
2.7 V
See Figure 2
VID = –200 mV,, IOL = 8 mA,,
VOL Low level output voltage
Low-level 0 45
0.45 V
See Figure 2
IOZ High-impedance-state output current VO = 0.4 V to 2.4 V ±20 µA
Other input = 0 V,, VI = 12 V 1
II Line input current mA
See Note 7 VI = –7 V –0.8
IIH High-level enable input current VIH = 2.7 V 20 µA
IIL Low-level enable input current VIL = 0.4 V –100 µA
rI Input resistance VI = 12 V 12 kΩ
IOS Short-circuit output current –15 –85 mA
Outputs enabled 42 55
ICC Supply current (total package) No load mA
Outputs disabled 26 35
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode
input voltage and threshold voltage levels only.
NOTE 7: This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.

6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

switching characteristics, VCC = 5 V, CL = 15 pF, TA = 25°C

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
tPLH Propagation delay time, low- to high-level output 21 35
V See Figure 6
VID = 0 to 3 V, ns
tPHL Propagation delay time, high- to low-level output 23 35
tPZH Output enable time to high level 10 20
See Figure 7 ns
tPZL Output enable time to low level 12 20
tPHZ Output disable time from high level 20 35
See Figure 7 ns
tPLZ Output disable time from low level 17 25

PARAMETER MEASUREMENT INFORMATION

RL VID
2 VOH
VOD2
+IOL –IOH
RL VOL
VOC
2

Figure 1. Driver VOD and VOC Figure 2. Receiver VOH and VOL

3V
Input 1.5 V 1.5 V
CL = 50 pF 0V
(see Note A) td(OD) td(OD)
RL = 54 Ω
Generator 50 Ω Output
90% ≈2.5 V
(see Note B)
Output 50% 50%
10% 10% ≈–2.5 V
3V
tt(OD) tt(OD)
TEST CIRCUIT VOLTAGE WAVEFORMS

NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns,
ZO = 50 Ω.

Figure 3. Driver Test Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7

SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION

Output 3V
S1 Input 1.5 V 1.5 V
0 V or 3 V 0V
CL = 50 pF tPZH 0.5 V
RL = 110 Ω
(see Note A) VOH
Generator
50 Ω Output 2.3 V
(see Note B)
tPHZ Voff ≈0 V

TEST CIRCUIT VOLTAGE WAVEFORMS

NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns,
ZO = 50 Ω.

Figure 4. Driver Test Circuit and Voltage Waveforms

5V
3V
RL = 110 Ω Input 1.5 V 1.5 V
S1 Output 0V
3 V or 0 V
CL = 50 pF tPZL tPLZ
(see Note A)
Generator 50 Ω 5V
(see Note B) 0.5 V
Output 2.3 V
VOL

TEST CIRCUIT VOLTAGE WAVEFORMS

NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns,
ZO = 50 Ω.

Figure 5. Driver Test Circuit and Voltage Waveforms

3V
Input 1.5 V 1.5 V
Generator Output 0V
51 Ω
(see Note B) tPLH tPHL
1.5 V CL = 15 pF
(see Note A) VOH
Output 1.3 V 1.3 V
0V
VOL
TEST CIRCUIT VOLTAGE WAVEFORMS

NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns,
ZO = 50 Ω.

Figure 6. Receiver Test Circuit and Voltage Waveforms

8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION

1.5 V S1

2 kΩ S2
–1.5 V 5V

CL = 15 pF
(see Note A) 5 kΩ 1N916 or Equivalent

Generator
50 Ω
(see Note B)
S3

TEST CIRCUIT

3V 3V
Input 1.5 V Input 1.5 V
S1 to 1.5 V S1 to –1.5 V
0V S2 Open 0 V S2 Closed
tPZH S3 Closed S3 Open
tPZL
VOH
1.5 V ≈4.5 V
Output
Output 1.5 V
0V
VOL

3V 3V
S1 to 1.5 V S1 to –1.5 V
Input 1.5 V S2 Closed Input 1.5 V S2 Closed
S3 Closed S3 Closed
0V 0V
tPHZ
tPLZ
VOH ≈1.3 V
0.5 V
Output Output 0.5 V
≈1.3 V VOL

VOLTAGE WAVEFORMS

NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns,
ZO = 50 Ω.

Figure 7. Receiver Test Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9

SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

TYPICAL CHARACTERISTICS

DRIVER DRIVER
HIGH-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE
vs vs
HIGH-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT CURRENT
5 5
VCC = 5 V VCC = 5 V
4.5 TA = 25°C 4.5 TA = 25°C
VOH – High-Level Output Voltage – V

VOL – Low-Level Output Voltage – V

4 4

3.5 3.5

3 3

2.5 2.5

2 2

1.5 1.5
VOH

1 1

0.5 0.5

0 0
0 –20 –40 –60 –80 –100 –120 0 20 40 60 80 100 120
IOH – High-Level Output Current – mA IOL – Low-Level Output Current – mA

Figure 8 Figure 9
DRIVER
DIFFERENTIAL OUTPUT VOLTAGE
vs
OUTPUT CURRENT
4
VCC = 5 V
3.5 TA = 25°C
VOD – Differential Output Voltage – V

2.5

1.5

1
VOD

0.5

0
0 10 20 30 40 50 60 70 80 90 100
IO – Output Current – mA

Figure 10

10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

TYPICAL CHARACTERISTICS
RECEIVER
HIGH-LEVEL OUTPUT VOLTAGE
RECEIVER vs
HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE†
vs
HIGH-LEVEL OUTPUT CURRENT 5
VCC = 5 V
5 4.5 VID = 200 mV
VID = 0.2 V IOH = –440 µA

VOH – High-Level Output Voltage – V

4.5 TA = 25°C 4
VOH – High-Level Output Voltage – V

4 3.5

3.5 3

3 2.5

2.5 2
VCC = 5.25 V
2 VCC = 5 V 1.5

1.5 1
VCC = 4.75 V

VOH
1 0.5
VOH

0.5 0
–40 –20 0 20 40 60 80 100 120
0 TA – Free-Air Temperature – °C
0 –5 –10 –15 –20 –25 –30 –35 –40 –45 –50
IOH – High-Level Output Current – mA † Only the 0°C to 70°C portion of the curve applies to the
SN75176B.
Figure 11 Figure 12
RECEIVER RECEIVER
LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE
vs vs
LOW-LEVEL OUTPUT CURRENT FREE-AIR TEMPERATURE
0.6 0.6
VCC = 5 V VCC = 5 V
TA = 25°C VID = –200 mV
VOL – Low-Level Output Voltage – V

VOL – Low-Level Output Voltage – V

0.5 0.5 IOL = 8 mA

0.4 0.4

0.3 0.3

0.2 0.2
VOL

VOL

0.1 0.1

0 0
0 5 10 15 20 25 30 –40 –20 0 20 40 60 80 100 120
IOL – Low-Level Output Current – mA TA – Free-Air Temperature – °C

Figure 13 Figure 14

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11

SN65176B, SN75176B
DIFFERENTIAL BUS TRANSCEIVERS
SLLS101D – JULY 1985 – REVISED APRIL 2003

TYPICAL CHARACTERISTICS

RECEIVER RECEIVER
OUTPUT VOLTAGE OUTPUT VOLTAGE
vs vs
ENABLE VOLTAGE ENABLE VOLTAGE
5 6
VID = 0.2 V VID = –0.2 V
VCC = 5.25 V
Load = 8 kΩ to GND Load = 1 kΩ to VCC
TA = 25°C 5 TA = 25°C
4 VCC = 5.25 V
VCC = 4.75 V

VO – Output Voltage – V
VCC = 5 V
VO – Output Voltage – V

4
VCC = 5 V
3 VCC = 4.75 V

2
2

VO
VO

1
1

0 0
0 0.5 1 1.5 2 2.5 3 0 0.5 1 1.5 2 2.5 3
VI – Enable Voltage – V VI – Enable Voltage – V

Figure 15 Figure 16

APPLICATION INFORMATION

SN65176B SN65176B
SN75176B SN75176B

RT RT

Up to 32
Transceivers

NOTE A: The line should be terminated at both ends in its characteristic impedance (RT = ZO). Stub lengths off the main line should be kept
as short as possible.

Figure 17. Typical Application Circuit

12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 PACKAGE OPTION ADDENDUM
www.ti.com 17-Oct-2005

PACKAGING INFORMATION

Orderable Device Status (1) Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Type Drawing Qty
SN65176BD ACTIVE SOIC D 8 75 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN65176BDE4 ACTIVE SOIC D 8 75 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN65176BDG4 ACTIVE SOIC D 8 75 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN65176BDR ACTIVE SOIC D 8 2500 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN65176BDRE4 ACTIVE SOIC D 8 2500 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN65176BDRG4 ACTIVE SOIC D 8 2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN65176BP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU Level-NC-NC-NC
(RoHS)
SN65176BPE4 ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU Level-NC-NC-NC
(RoHS)
SN75176BD ACTIVE SOIC D 8 75 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN75176BDE4 ACTIVE SOIC D 8 75 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN75176BDG4 ACTIVE SOIC D 8 75 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN75176BDR ACTIVE SOIC D 8 2500 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN75176BDRE4 ACTIVE SOIC D 8 2500 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN75176BDRG4 ACTIVE SOIC D 8 2500 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
no Sb/Br)
SN75176BP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU Level-NC-NC-NC
(RoHS)
SN75176BPE4 ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU Level-NC-NC-NC
(RoHS)
SN75176BPSR ACTIVE SO PS 8 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN75176BPSRG4 ACTIVE SO PS 8 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

Addendum-Page 1
 PACKAGE OPTION ADDENDUM
www.ti.com 17-Oct-2005

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.

Addendum-Page 2
 MECHANICAL DATA

MPDI001A – JANUARY 1995 – REVISED JUNE 1999

P (R-PDIP-T8) PLASTIC DUAL-IN-LINE

0.400 (10,60)
0.355 (9,02)
8 5

0.260 (6,60)
0.240 (6,10)

1 4
0.070 (1,78) MAX

0.325 (8,26)
0.020 (0,51) MIN
0.300 (7,62)

0.015 (0,38)

Gage Plane
0.200 (5,08) MAX
Seating Plane

0.125 (3,18) MIN 0.010 (0,25) NOM

0.100 (2,54) 0.430 (10,92)

MAX
0.021 (0,53)
0.010 (0,25) M
0.015 (0,38)

4040082/D 05/98

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:

Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
Telephony www.ti.com/telephony
Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright  2005, Texas Instruments Incorporated