CSPC2005
CSPC2005
Module-I: (8 Hrs.)
Functional blocks of a computer: CPU, memory, input-output subsystems, control Unit,
Overview of Computer Architecture and Organization: Fundamentals of computer
architecture, Organization of Von Neumann machine, Basic operation concepts, Performance
and Historical perspective, Instruction set architecture of a CPU–registers, instruction
execution cycle, RTL interpretation of instructions, addressing modes, instruction set.
Course outcomes
1. Draw the functional block diagram of a single bus architecture of a computer and
describe the function of the instruction execution cycle, RTL interpretation of
instructions, addressing modes, instruction set.
2. Write assembly language program for specified microprocessor for computing 16-bit
multiplication, division and I/O device interface (ADC, Control circuit, serial port
communication).
3. Write a flowchart for Concurrent access to memory and cache coherency in Parallel
Processors and describe the process.
4. Given a CPU organization and instruction, design a memory module and analyze its
operation by interfacing with the CPU.
5. Given a CPU organization, assess its performance, and apply design techniques to
enhance performance using pipelining, parallelism and RISC methodology