0% found this document useful (0 votes)
8 views

Digital Logic Design

The document outlines the course structure for 'Digital Logic Design' (EENG2041) at Admas University, detailing its objectives, content, and assessment methods. It covers topics such as number systems, logic gates, Boolean algebra, combinational and sequential circuits, and memory storage. The course aims to equip students with practical skills in digital logic design and analysis, with a focus on hands-on learning and assessments.

Uploaded by

nn1497292
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
8 views

Digital Logic Design

The document outlines the course structure for 'Digital Logic Design' (EENG2041) at Admas University, detailing its objectives, content, and assessment methods. It covers topics such as number systems, logic gates, Boolean algebra, combinational and sequential circuits, and memory storage. The course aims to equip students with practical skills in digital logic design and analysis, with a focus on hands-on learning and assessments.

Uploaded by

nn1497292
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 4

ADMAS UNIVERSITY

FACULTY OF INFORMATICS
DEPARTMENT OF COMPUTER SCIENCE
COURSE OUTLINE
Course Title Digital Logic Design
Course Code EENG2041
Credit Hours 2
Lecture Hours 2
Laboratory Hours -
Prerequisites None
Program BSc Degree in Computer Science
Academic Year
Instructors’ Name

Course Coordinator

Department Head

Course Description This course provides an overview of the principles underlying Number
systems, arithmetic operations, decimal codes, alphanumeric codes,
Boolean algebra, Karnaugh maps, implementation of digital logic gates
using universal gates(NAND and NOR gates), exclusive-OR gates,
integrated circuits, combinational circuits, decoders, encoders,
multiplexers, Demultiplexers adders, subtractors, multipliers,
sequential circuits, latches, flip-flops, sequential circuits analysis, and
counters. Finally, under this course, Analysis and design of
combinational and sequential logic systems will be done.
Course Objective At the end of this course, students will be able to:
 Convert between decimal, binary, octal, and hexadecimal
number systems.
 Differentiate different Codes in digital system.
 Perform two-level logic minimization using Boolean algebra
and Karnaugh maps minimization method.
 Analyze the properties and realization of the various logic
gates.
 Perform binary addition and subtraction.
 Implement the Boolean Functions using NAND and NOR
gates.
 Incorporate medium scale integrated circuits, like decoders,
encoders, multiplexers, etc., into circuit design.
 Differentiate and Design Combinational and Sequential
circuits.
 Design and analyze clocked sequential circuits.
 Use various types of latches and flip-flops to build binary
memory and counters.
 Perform asynchronous and synchronous sequential logic
analysis.

Course Content
Chapter TOPIC Time
Allotted
1. Introduction to Digital Systems 2hrs.

1.1 Digital and analogue quantities


1.2 Binary digit logic level and digital waveform
2 Number system, operations and codes 4hrs.
.
2.1. Decimal number
2.2. Binary number
2.3. Decimal to binary conversation
2.4. 1’s and 2’s compliment of binary number
2.5. Signed number
2.6. Hexadecimal number
2.7. Octal number
2.8. BCD
3. Logic gates 6hrs.
3.1. The inverter
3.2.The AND gate
3.3.The OR gate
3.4.The NAND gate
3.5.The NOR gate
3.6.The Exclusive OR and Exclusive NOR gates
4 Boolean algebra and Logic simplification 7hrs.
. 4.1. Boolean operation and expression
4.2. Laws and rules of Boolean algebra
4.3. De morgan Theorems
4.4. Boolean analysis of logic circuit
4.5. The K-map
5. Combinational logic 6hrs.
5.1. Functions of combinational logic
5.2. Basic combinational logic circuits
5.3. Implementing Combinational logic
5.4. Universal property of NAND and NOR gates
5.5. Adders, decoders, encoders, multiplexers and de multiplexers
6 Flip flops 5hrs.
6.1. Latches
6.2. Edge triggered flip flops
6.3. Master slave flip flops
6.4. Applications
7 Counters 5hrs.
7.1 Synchronous counters
7.2 Asynchronous counters
7.3 Up/down counters
7.4 Design of synchronous counters
8 Shift registers 7hrs.
6.1. Basic shift registers
6.2. Serial in serial out registers
6.3. Serial in parallel out Registers
9 Memory and storage 6hrs.
9.1. Basics of semiconductor Memory
9.2. Random access memory (RAM’s)
9.3. Read only memory (ROM’s)
9.4. Programmable ROMs(PROM,EEPROM)
9.5.Flash memories

Roles of the Instructor He/she will come to the class regularly on time and deliver the lecture in a well-
organized manner. Besides, at the end of each class he/she gives reading
assignment for the next class. He/she will make sure that a proper assessment is
given. He/she is also responsible to give feedback for each assessment
The success of this course depends on the students‟ individual and collective
Roles of the students contribution to the class discussions. Students are expected to participate
voluntarily, or will be called upon, to contribute to set exercises and problems.
Students are also expected to read the assigned readings and prepare the cases
before each class so that they could contribute effectively to class discussions.
Students must attempt assignments by their own. Proficiency in this course
comes from individual knowledge and understanding. Copying the works of
others is considered as serious offence and leads to disciplinary actions
Instructional Methods
 Lectures  Independent learning
 Problem Based Learning  Debates and Discussions
 Interactive platforms  Individual/Group project works
 Cooperative Learning  Presentation & Demonstration

Attendance Policy: students should attend a minimum of 80% of the total hours given to the
courses to get the grade they achieved. Otherwise, No Grade (NG).
Assessment Methods Chapter (Topics) to be Points
covered
Assessment 1 (Test 1) Chapters 1, 2 and 3 10
Assessment 2(Test 2/Practical Test) Chapters 4 and 5 10
Assessment 3(Individual Assignment) Chapter 1, 2, 3 and 4 10
Assessment 4 Group Assignment/Project Chapter 5, 6, 7, 8 and 9 10
Presentation of Group 10
Assignment/Project
Final Exam 50%
Grand total 100%

Text Book
 T.L. Floyd: Digital Fundamentals, 9th edition, Prentice Hall, 2014
References:
 Morris M. Mano and Michael Ciletti : Digital Design: With an Introduction to the
Verilog HDL, VHDL, and SystemVerilog 6th Edition , 2017
 R. J. Tocci and N. S. Widmer: Digital Systems – Principles and Applications, 9th Ed,
Prentice Hall, 2004

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy