Scribd
Upload
144 views

Peripheral Component Interconnect - Express

PCIe is a point-to-point, scalable bus standard that uses a layered stack including transaction, data link and physical layers. It uses a fixed addressing scheme for device configuration space and base address registers to map memory or I/O resources. Devices communicate interrupts via message-signaled interrupts by performing memory writes instead of asserting physical lines. A PCIe driver enables the device, requests resources, sets DMA sizes, accesses configuration space, registers interrupt handlers and enables processing.

Uploaded by

Shantanu Mishra
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
144 views

Peripheral Component Interconnect - Express

PCIe is a point-to-point, scalable bus standard that uses a layered stack including transaction, data link and physical layers. It uses a fixed addressing scheme for device configuration space and base address registers to map memory or I/O resources. Devices communicate interrupts via message-signaled interrupts by performing memory writes instead of asserting physical lines. A PCIe driver enables the device, requests resources, sets DMA sizes, accesses configuration space, registers interrupt handlers and enables processing.

Uploaded by

Shantanu Mishra
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 8

PCIe

Peripheral Component Interconnect - Express


Features
• little endian
• point-to-point topology
• 4KB of config registers
• burst oriented (deals data in transactions)
• scalable (lane aggregation)
PCIe stack
• Transaction layer
• Data link layer
• Physical layer
PCIe Bus
• Bus Enumeration
• vendor ID and device ID
• Bus <- Dev <- Function
• Bus Master
• Bus Contention
• Bus Arbitration
Config Space
• uses a fixed addressing scheme
• can request up to six areas of memory
space or I/O port space via its
configuration space registers
• access through CF8h and CFCh 32-bit IO
location
Base Address Registers
• point to the location in the system address space
• can be IO space or Memory space mapped
• each bar is 32-bit
• Concat two BARS for 64-bit addressing
• Bit 0 - Mem or IO
• Mem: BAR[x] & FFFFFFF0h
• IO: BAR[x] & FFFFFFFCh
• Get BAR address size
• Send FFFFFFFF to the BAR[x]
• 0's returned in don't care bits
• ~(BAR[x]) is the size
Interrupts
• four interrupt lines
• are not wired in parallel
• interrupt lines are level-triggered
• message-signaled interrupts
• performs a memory write, instead of asserting a dedicated line.
• alleviates the problem of scarcity of interrupt lines.
• PCIe does not have physical interrupt lines and uses MSI exclusively
• has same latency as mem R/W
PCIe driver
• Enable the device
• Request MMIO/IOP resources
• Set the DMA mask size
• Access device configuration space (if needed)
• Register IRQ handler
• Enable DMA/processing engines

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy