Unit-VI Introduction To Computer Architecture
Unit-VI Introduction To Computer Architecture
Unit-VI Introduction To Computer Architecture
2
Introduction to Ideal Microprocessor:
3
Data Bus, Address Bus, Control Bus
4
Data Bus:
•Data lines that provide a path for moving data among system
modules
•May consist of 32, 64, 128, or more separate lines
•The number of lines determines how many bits of data can be
transferred at a time.
5
Address Bus:
6
Control Bus:
•Used to control the access and the use of the data and address lines.
•Data and Address lines are shared by all components there must be a means of
controlling their use.
•Control signals transmit both command and timing information among system
modules
• Timing signals indicate the validity of data and address information
• Command signals specify operations to be performed
7
Microprocessor based Systems – Basic Operation :
8
Hardware and Software Approaches
9
Major components:
• CPU
• Instruction interpreter
• Module of general-purpose arithmetic and logic functions
• I/O Components
• Input module
• Contains basic components for accepting data and instructions and converting
them into an internal form of signals usable by the system
• Output module
• Means of reporting results
• Memory
10
Memory & I/O:
11
Microprocessor operation:
12
Read & Write Cycle:
13
Processor Components
ALU
14
Registers:
15
Registers:
16
Control Unit:
17
4-BIT ARITHMETIC LOGIC UNIT
• The SN54/74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can
perform all the possible 16 logic, operations on two variables and a
variety of arithmetic operations.
• Provides 16 Arithmetic Operations Add, Subtract, Compare, Double, Plus
Twelve Other Arithmetic Operations
• Provides all 16 Logic Operations of Two Variables Exclusive — OR, Compare,
AND, NAND, OR, NOR, Plus Ten other Logic Operations
• Full Lookahead for High Speed Arithmetic Operation on Long Words
• Input Clamp Diodes
Pin Configuration
Pin Names
Functional Table
4-Bit Multiplier and Shift register
Memory Organization
Digital Circuit using Decoder and Register