Uploads
Probability-Driven Multi Bit Flip-Flop Design Optimization With Clock Gating 0% found this document usefulA Novel and Efficient Training Accelerator For Two Means Decision Tree 0% found this document usefulA Reversible-Logic Based Architecture For Artificial Neural Network 0% found this document usefulEnergy-Ef Cient Low-Latency Signed Multiplier For FPGA-based Hardware Accelerators 0% found this document usefulDesign and Implementation of Hidden State Transitions For Sequential Logic Locking 0% found this document usefulRNN-Based Radio Resource Management On 0% found this document usefulTraffic Sign Recognition Using A Multi-Task Convolutional Neural Network 0% found this document usefulLow Power and High Speed Radix-8 Signed Multiplier For Accelerators 0% found this document usefulFast Modular Multipliers For Supersingular 0% found this document usefulReusable Delay Path Synthesis For Lightening 0% found this document usefulSynthesis of Hidden State Transitions For Sequential Logic Locking 0% found this document useful