Syllabus Layout For Esd

Download as pdf or txt
Download as pdf or txt
You are on page 1of 1

Layout for ESD

This course focuses on the layout of devices used in ESD protection schemes for ICs. Content includes device compositions, parasitic effects of ESD structures, isolation schemes, and whole chip ESD protection methodologies. COURSE CODE: ESDLT01 COURSE PRE-REQUISITE: None LEARNING OUTCOMES A basic understanding of ESD Protection methodologies Understanding the parasitic elements introduced by ESD structures Understanding the layout of ESD protection devices SYLLABUS CONTENT ESD Defined o Introduction to ESD o ESD protection schemes o ESD related failures CMOS Technology Review Diode ESD protection device Resistor ESD protection device MOS ESD protection device Ground/Power Strategies Design Rules specific to ESD o Electromigration issues (i.e. spacings, thickness, uniform current densities, etc.) RF/Mixed Signal ESD Protection Schemes o Parasitic effects of ESD protection structures o Noise Isolation Whole Chip ESD Protection Schemes o Input ESD Protection Schemes o Output ESD Protection Schemes o Power Clamps o Multiple domains COURSE DELIVERY 2-day lecture MORE INFORMATION http://www.icmaskdesign.com

IC Mask Design Ltd.

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy