MM54HC155/MM74HC155 Dual 2-To-4 Line Decoder/Demultiplexers

January 1988

MM54HC155/MM74HC155 Dual 2-To-4

Line Decoder/Demultiplexers
General Description The device is capable of driving 10 low power Schottky TTL
The MM54HC155/MM74HC155 is a high speed silicon-gate equivalent loads.
CMOS decoder/demultiplexer. It utilizes advanced silicon-
gate CMOS technology and features dual 1-line-to-4-line The MM54HC155/MM74HC155 is functionally and pin
demultiplexers with independent strobes and common bina- equivalent to the 54LS155/74LS155 with the advantage of
ry-address inputs. When both sections are enabled by the reduced power consumption.
strobes, the common address inputs sequentially select and Features
route associated input data to the appropriate output of Y Applications
each section. The individual strobes permit activating or in- Dual 2-to-4-line decoder
hibiting each of the 4-bit sections as desired. Data applied Dual 1-to-4-line demultiplexer
to input C1 is inverted at its outputs and data applied to C2 3-to-8-line decoder
is non-inverted at its outputs. The inverter following the C1 1-to-8-line demultiplexer
data input permits use as a 3-to-8-line decoder, or 1-to-8- Y Typical propagation delay: 22 ns
line demultiplexer, without gating. Y Low quiescent current: 80 mA maximum
All inputs to the decoder are protected from damage due to (74HC series)
electrostatic discharge by diodes to VCC and Ground. Y Wide operating range: 2V 6V

Connect and Logic Diagram Truth Tables

2-to-4-Line Decoder
or 1-Line to 4-line Demultiplexer
Inputs Outputs
Select Strobe Data
B A G1 C1 1Y0 1Y1 1Y2 1Y3
X X H X H H H H
L L L H L H H H
L H L H H L H H
H L L H H H L H
H H L H H H H L
X X X L H H H H

Inputs Outputs
Select Strobe Data
B A G2 C2 2Y0 2Y1 2Y2 2Y3
X X H X H H H H
L L L L L H H H
L H L L H L H H
TL/F/8364 1 H L L L H H L H
Order Number MM54HC155 or H H L L H H H L
MM74HC155 X X X H H H H H
3-Line-to-8-Line Decoder
or 1-Line-to-8-Line Demultiplexer
Inputs Outputs
Strobe
Select (0) (1) (2) (3) (4) (5) (6) (7)
Or Data
IC B A IG 2Y0 2Y1 2Y2 2Y3 1Y0 1Y1 1Y2 1Y3
X X X H H H H H H H H H
L L L L L H H H H H H H
L L H L H L H H H H H H
L H L L H H L H H H H H
L H H L H H H L H H H H
H L L L H H H H L H H H
H L H L H H H H H L H H
H H L L H H H H H H L H
H H H L H H H H H H H L
IC e inputs C1 and C2 connected together
IG e inputs G1 and G2 connected together
H e high level L e low level X e dont care

C1995 National Semiconductor Corporation TL/F/8364 RRD-B30M105/Printed in U. S. A.

 Absolute Maximum Ratings (Notes 1 and 2) Operating Conditions
If Military/Aerospace specified devices are required, Min Max Unit
please contact the National Semiconductor Sales Supply Voltage (VCC) 2 6 V
Office/Distributors for availability and specifications. DC Input or Output Voltage
(VIN, VOUT) 0 VCC V
Supply Voltage (VCC) b 0.5V to a 7.0V
Operating Temperature Range (TA)
DC Input Voltage (VIN) b 1.5V to VCC a 1.5V
MM74HC b 40 a 85 C
DC Output Voltage (VOUT) b 0.5 to VCC a 0.5V MM54HC b 55 a 125 C
Clamp Diode Current (IIK, IOK) 20 mA Input Rise/Fall Time VCC e 2.0V 1000 ns
(tr, tf) VCC e 4.5V 500 ns
DC Output Current, per pin (IOUT) 25 mA
VCC e 6.0V 400 ns
DC VCC or GND Current, per Pin (ICC) 50 mA
Storage Temperature Range (TSTG) b 65 C to a 150 C
Power Dissipation (PD)
(Note 3) 600 mW
S.O. Package only 500 mW
Lead Temp. (TI) (Soldering 10 sec) 260 C

DC Electrical Characteristics (Note 4)

74HC 54HC
Symbol Parameter Conditions VCC TA e 25 C TA e b40 to a 85 C TA e b 55 to a 125 C
Units
Typ Guaranteed Limits
VIH Minimum High Level 2.0V 1.5 1.5 1.5 V
Input Voltage 4.5V 3.15 3.15 3.15 V
6.0V 4.2 4.2 4.2 V
VIL Maximum Low Level 2.0V 0.5 0.5 0.5 V
Input Voltage** 4.5V 1.35 1.35 1.35 V
6.0V 1.8 1.8 1.8 V
VOH Minimum High Level VIN e VIH or VIL 2.0V 2.0 1.9 1.9 1.9 V
Output Voltage lIOUTl s 20 mA 4.5V 4.5 4.4 4.4 4.4 V
6.0V 6.0 5.9 5.9 5.9 V
VIN e VIH or VIL 4.5V 4.2 3.98 3.84 3.7 V
lIOUTl s 4.0 mA 6.0V 5.7 5.48 5.34 5.2 V
lIOUTl s 5.2 mA
VOL Maximum Low Level VIN e VIH or VIL 2.0V 0 0.1 0.1 0.1 V
Output Voltage lIOUTl s 20 mA 4.5V 0 0.1 0.1 0.1 V
6.0V 0 0.1 0.1 0.1 V
VIN e VIH or VIL 4.5V 0.2 0.26 0.33 0.4 V
lIOUTl s 4.0 mA 6.0V 0.2 0.26 0.33 0.4 V
lIOUTl s 5.2 mA
IIN Maximum Input VIN e VCC or GND 6.0V g 0.1 g 1.0 g 1.0 mA
Current
ICC Maximum Quiescent VIN e VCC or GND 6.0V 8.0 80 160 mA
Supply Current IOUT e 0 mA
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified, all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating plastic N package: b 12 mW/ C from 65 C to 85 C; ceramic J package: b 12 mW/ C from 100 C to 125 .
Note 4: For a power supply of 5V g 10% the worst case output voltages (VOH and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when designing
with this supply. Worst case VIH and VIL occur at VCC e 5.5V and 4.5V respectively. (The VIH value at 5.5V is 3.85V.) The worst case leakage current (IIN, ICC and
IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used.
**VIL limits are currently tested at 20% of VCC. The above VIL specification (30% of VCC) will be implemented no later than Q1, CY89.

2
 AC Electrical Characteristics VCC e 5V, TA e 25 C, CL e 15 pF, tr e tf e 6 ns
Symbol Parameter Conditions Typ Units
tPHL, tPLH Maximum Propagation 18 ns
Delay, Binary Select to any Output
4 Levels of Delay

AC Electrical Characteristics (Note 6) CL e 50 pF, tr e tf e 6 ns (unless otherwise specified)

74HC 54HC
TA e 25 C
Symbol Parameter Conditions VCC TA e b40 to a 85 C TA e b55 to a 125 C Units
Typ Guaranteed Limits
tPHL, tPLH Maximum Propagation 2.0V 110 175 219 254 ns
Delay Binary Select to 4.5V 22 35 44 51 ns
any Output 4 Levels of Delay 6.0 18 30 38 44 ns
tTLH, tTLH Maximum Output Rise 2.0V 30 75 95 110 ns
and FallTime 4.5V 8 15 19 22 ns
6.0V 7 13 16 19 ns
CIN Maximum Input 3 10 10 10 pF
Capacitance
CPD Power Dissipation (Note 5) 47 pF
Capacitance (Note 5)
Note 5: CPC determines the no load dynamic power consumption, Pd e CPD VCC2f a ICC, and the no load dynamic current consumption, IS Q CPD VCCf a ICC.

Logic Diagram

TL/F/8364 2

3
MM54HC155/MM74HC155 Dual 2-To-4 Line Decoder/Demultiplexers
Physical Dimensions inches (millimeters)

Order Number MM54HC155J or MM74HC155J

NS Package Number J16A

Order Number MM74HC155N

NS Package Number N16E

LIFE SUPPORT POLICY

NATIONALS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.

National Semiconductor National Semiconductor National Semiconductor National Semiconductor

Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge @ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.