Chap 8

Sequential Circuits:
The output of a sequential circuit is function of present as well as history of inputs i.e. sequence
of inputs; hence has the name sequential . On the other hand, the output of a combinational
circuit is function of present combination of inputs.
This means that the sequential logic will involve some type of storage elements which
help it remember the previous inputs available. The most common memory element used is the
flip-flop, which is made up of an assembly of logic gates. Even though a logic gate, by itself, has
no storage capability, several can be connected together in ways that permit information to be
stored.
The most basic FF circuit can be constructed either from two NAND gates or two NOR gates.
The NAND gate version is called a NAND gate latch or simply a latch.
An active-low input S-R latch is formed with two cross-coupled NAND gates. Notice that the
output of each gate is connected to an input of the opposite gate. This produces a regenerative
feedback that is the characteristic of all latches and flip-flops.
The operation of the S-R flip-flop can be summarized as follows:
1. SET=RESET= 1 is the normal resting condition of the flip-flop. It has no effect on the
output state of the flip-flop. Both Q and Q outputs remain in the logic state they were
in prior to this input condition.
2. SET = 0 and RESET = 1 sets the flip-flop. Q and Q respectively go to the ‘1’ and ‘0’
state.
3. SET =1 and RESET =0 resets or clears the flip-flop. Q and Q respectively go to the
‘0’ and ‘1’ state.
1
4. SET = RESET = 0 is forbidden as such a condition tries to set (that is, Q = 1 ) and
reset (that is, Q = 1) the flip-flop at the same time. To be more precise, SET and
RESET inputs in the R-S flip-flop cannot be active at the same time.
R-S Flip-Flop with Active HIGH Inputs:
NOR implementation of an R-S flip-flop:
The Gated S-R Latch:

A gated latch requires an enable input. The S and R input control the state to which the latch will
go when a HIGH level is applied to the EN input. The latch will not change until EN is HIGH,
but as long as it remain HIGH, the output is controlled by the state of the S and R inputs. In this
circuit, the invalid state occurs when both S and R are simultaneously HIGH.
2
The gated D latch:
A gated D latch has only one input in
addition to EN. This input is called the D
(data) input. When the D input is HIGH
and the EN input is HIGH, the latch will
set. When the D input is LOW, and EN is
HIGH, the latch will reset. Stated another
way, the output Q follows the input D
when EN is HIGH.
Clocked Latch:
A clock is a free-running signal with a fixed cycle time (clock period). Clocks are used in digital
circuits to give synchronization between different circuits. In the clocked latches the outputs
change states as per the inputs only on the occurrence of a clock pulse. The clocked flip-flop
could be a level-triggered one or an edge-triggered one.
CLOCKED R-S FLIP FLOP WITH ACTIVE HIGH INPUT

3
The basic flip-flop is the same as that shown in Fig. The two NAND gates at the input
have been used to couple the R and S inputs to the flip-flop inputs under the control of the clock
signal. When the clock signal is HIGH, the two NAND gates are enabled and the S and R inputs
are passed on to flip-flop inputs with their status complemented. The outputs can now change
states as per the status of R and S at the flip-flop inputs.
CLOCKED R-S FLIP FLOP WITH ACTIVE LOW INPUT
Level-Triggered and Edge-Triggered Flip-Flops:

In a level-triggered flip-flop, the output responds to the data present at the inputs during
the time the clock pulse level is HIGH (or LOW). . In the case of an edge-triggered flip-flop the
flip-flop responds to the input only on a transition of the clock pulse. It could be a HIGH-to-
LOW or a LOW-to-HIGH transition of the clock signal. The flip-flop in the two cases is referred
to as positive edge-triggered and negative edge triggered respectively. Any changes in the input
during the time the clock pulse is HIGH (or LOW) do not have any effect on the output. In the
case of an edge-triggered flip-flop, an edge detector circuit transforms the clock input into a very
narrow pulse that is a few nanoseconds wide. This pulse is so narrow that the operation of the
flip–flop can be considered to have occurred on the edge itself.
EDGE TRIGGERED R-S FLIP-FLOP
4
Pulse Triggered R-S Flip Flop
Positive Edge-Triggered R-S Flip Flop
5
J-K Flip-Flop
A J-K flip-flop behaves in the same fashion as an R-S flip-flop except for one of the entries in
the function table. In the case of an R-S flip-flop, the input combination S = R = 1 is prohibited.
In the case of a J-K flip-flop with active HIGH inputs, the output of the flip-flop toggles, that is,
it goes to the other state, for J = K = 1 . The output toggles. Thus, a J-K flip-flop overcomes the
problem of a forbidden input combination of the R-S flip-flop. This is achieved by a minor
addition in the R-S flip flop circuit. Notice in the figure that the Q output is connected back to
the input of gate G2. and the Q output is connected back to the input of gate G1.
J-K Flip-Flop with PRESET and CLEAR Inputs:

It is often necessary to clear a flip-flop to a logic ‘0’ state (Qn = 0) or preset it to a logic ‘1’ state
(Qn =1 ). An example of how this is realized is shown in Fig. The flip-flop is cleared (that is, Qn
= 0) whenever the CLEAR input is ‘0’ and the PRESET input is ‘1’. The flip-flop is preset to the
logic ‘1’ state whenever the PRESET input is ‘0’ and the CLEAR input is ‘1’. Here, the CLEAR
and PRESET inputs are active when LOW. It is evident from the function table that, whenever
the PRESET input is active, the output goes to the ‘1’ state irrespective of the status of the clock,
J and K inputs. Similarly, when the flip-flop is cleared, that is, the CLEAR input is active, the
output goes to the ‘0’ state irrespective of the status of the clock, J and K inputs. In a flip-flop of
this type, both PRESET and CLEAR inputs should not be made active at the same time.
6
7
MASTER SLAVE J-K FLIP FLOP:
A master–slave flip-flop is constructed with two J-K flip-flops. The first flip-flop is called the
master flip-flop and the second is called the slave. The clock to the slave flip-flop is the
complement of the clock to the master flip-flop. When the clock pulse is present, the master flip-
flop is enabled while the slave flip-flop is disabled. As a result, the master flip-flop can change
state while the slave flip-flop cannot. When the clock goes LOW, the master flip-flop gets
disabled while the slave flip-flop is enabled. Therefore, the slave J-K flip-flop changes state as
per the logic states at its J and K inputs. The contents of the master flip-flop are therefore
transferred to the slave flip-flop, and the master flip-flop, being disabled, can acquire new inputs
without affecting the output. As would be clear from the description above, a master–slave flip-
flop is a pulse-triggered flip-flop and not an edge-triggered one.

Chap 8

Uploaded by

Copyright:

Available Formats

Chap 8

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Chap 8

Uploaded by

Copyright:

Available Formats

Sequential Circuits:

R-S Flip-Flop with Active HIGH Inputs:

NOR implementation of an R-S flip-flop:

The Gated S-R Latch:

CLOCKED R-S FLIP FLOP WITH ACTIVE HIGH INPUT

CLOCKED R-S FLIP FLOP WITH ACTIVE LOW INPUT

Level-Triggered and Edge-Triggered Flip-Flops:

EDGE TRIGGERED R-S FLIP-FLOP

Positive Edge-Triggered R-S Flip Flop

J-K Flip-Flop with PRESET and CLEAR Inputs:

You might also like

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.