MDT2005(JG)

1. General Description Power-on Reset (POR) only available

while PED is Disable
This EPROM-Based 8-bit micro-controller Power edge-detector Reset (PED)
uses a fully static CMOS design Sleep Mode for power saving
technology combines higher speeds and 8-bit real time clock/counter(RTCC)
smaller size with the low power and high with 8-bit programmable prescaler
noise immunity of CMOS. 4 types of oscillator can be selected
On chip memory system includes 0.5 K(for by programming option:
MDT2005) bytes of ROM, and 32 bytes of RC Low cost RC oscillator
static RAM. LFXT Low frequency crystal
oscillator
2. Features XTAL Standard crystal oscillator
HFXT High frequency crystal
The followings are some of the features oscillator
on the hardware and software : 4 oscillator start-up time can be
selected by programming option:
Fully CMOS static design 150 µs, 20 ms, 40 ms, 80 ms
8-bit data bus On-chip RC oscillator based
On chip ROM size : 512 words for Watchdog Timer(WDT) can be operated
MDT2005 freely
Internal RAM size : 32 bytes 12 I/O pins with their own independent
(25 general purpose registers, 7 special direction control
registers)
36 single word instructions
3. Applications
14-bit instructions
2-level stacks
The application areas of this MDT2005
Operating voltage : 2.3V ~ 6.0 V
range from appliance motor control and
Operating frequency : 0 ~ 20 MHz
high speed automotive to low power
The most fast execution time is 200
remote transmitters/receivers, pointing
ns under 20 MHz in all single cycle
devices, and telecommunications
instructions except the branch
processors, such as Remote controller,
instruction
small instruments, chargers, toy,
Addressing modes include direct,
automobile and PC peripheral … etc.
indirect and relative addressing modes

This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw P. 1 2006/4 VER1.1
 MDT2005(JG)
4. Pin Assignment

DIP / SOP SSOP

PA2 1 18 PA1 PA2 1 20 PA1
PA3 2 17 PA0 PA3 2 19 PA0
RTCC 3 16 OSC1 RTCC 3 18 OSC1
/MCLR 4 15 OSC2 /MCLR 4 17 OSC2
Vss 5 14 Vdd VSS 5 16 VDD
PB0 6 13 PB7 VSS 6 15 VDD
PB1 7 12 PB6 PB0 7 14 PB7
PB2 8 11 PB5 PB1 8 13 PB6
PB3 9 10 PB4 PB2 9 12 PB5
PB3 10 11 PB4

5. Pin Function Description

Pin Name I/O Function Description

PA0~PA3 I/O Port A, TTL input level
PB0~PB7 I/O Port B, TTL input level
RTCC I Real Time Clock/Counter, Schmitt Trigger input levels
/MCLR I Master Clear, Schmitt Trigger input levels
OSC1 I Oscillator Input
OSC2 O Oscillator Output
Vdd Power supply
Vss Ground

This specification are subject to be changed without notice. Any latest information please preview
http;//www.mdtic.com.tw P. 2 2006/4 VER1.1
 MDT2005(JG)
6. Memory Map

(A) Register Map

Address Description
00 Indirect Addressing Register
01 RTCC
02 PC
03 STATUS
04 MSR
05 Port A
06 Port B
07~1F Internal RAM, General Purpose Register

(1) IAR ( Indirect Address Register) : R0

(2) RTCC (Real Time Counter/Counter Register) : R1
(3) PC (Program Counter) : R2

Write PC, CALL --- always 0

LJUMP, JUMP, LCALL --- from instruction word
RTWI, RET --- from STACK

A9 A8 A7~A0

Write PC, JUMP, CALL --- always 0 (ROM 0.5K)

LJUMP, LCALL --- from instruction word
RTWI, RET --- from STACK

Write PC --- from ALU

LJUMP, JUMP, LCALL, CALL --- from instruction word
RTWI, RET --- from STACK

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 2 2006/4 VER1.1
 MDT2005(JG)
(4) STATUS (Status register) : R3
Bit Symbol Function

0 C Carry bit
1 HC Half Carry bit
2 Z Zero bit
3 PF Power loss Flag bit
4 TF Time overflow Flag bit
5-7 General purpose bit

(5) MSR (Memory Select Register) : R4

(6) PORT A : R5

PA3~PA0, I/O Register

(7) PORT B : R6

PB7~PB0, I/O Register

(8) TMR (Time Mode Register)

Bit Symbol Function

Prescaler Value RTCC rate WDT rate
0 0 0 1:2 1:1
0 0 1 1:4 1:2
0 1 0 1:8 1:4
0 1 1 1 : 16 1:8
2 0 PS2 0 1 0 0 1 : 32 1 : 16
1 0 1 1 : 64 1 : 32
1 1 0 1 : 128 1 : 64
1 1 1 1 : 256 1 : 128
Prescaler assignment bit :
3 PSC 0 RTCC
1 Watchdog Timer
RTCC signal Edge :
4 TCE 0 Increment on low-to-high transition on RTCC pin
1 Increment on high-to-low transition on RTCC pin
RTCC signal set :
5 TCS 0 Internal instruction cycle clock
1 Transition on RTCC pin

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 3 2006/4 VER1.1
 MDT2005(JG)
(9) CPIO A, CPIO B (Control Port I/O Mode Register)
The CPIO register is “write-only”
“0”, I/O pin in output mode;
“1”, I/O pin in input mode.

(10) EPROM Option by writer programming :

Oscillator Type Oscillator Start-up Time

RC Oscillator 150 µs,20ms,40ms,80ms
HFXT Oscillator 20 ms,40ms,80ms
XTAL Oscillator 20ms,40 ms,80ms
LFXT Oscillator 40 ms,80 ms

Watchdog Timer control

Watchdog timer disable all the time
Watchdog timer enable all the time

Power Edge Detect Security bit

PED Disable Security weak Disable
PED Enable Security Disable
Security Enable

The default EPROM security is weak disable. Once the IC was set in enable or disable, it’s
forbidden to set in disable or enable again.

(B) Program Memory

Address Description
000-1FF Program memory for MDT2005
1FF The starting address of the power on, external
reset or WDT for MDT2005

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 4 2006/4 VER1.1
 MDT2005(JG)

7. Reset Condition for all Registers

Register Address Power-On Reset /MCLR or WDT Reset

CPIO A 1111 1111 1111 1111
CPIO B 1111 1111 1111 1111
TMR --11 1111 --11 1111
IAR 00h
RTCC 01h xxxx xxxx uuuu uuuu
PC 02h 1111 1111 1111 1111
STATUS 03h 0001 1xxx 000# #uuu
MSR 04h 111x xxxx 111u uuuu
PORT A 05h - - - - xxxx - - - - uuuu
PORT B 06h xxxx xxxx uuuu uuuu
Note : u unchanged, x unknown, - unimplemented, read as “0”
# value depends on the condition of the following table

Condition Status: bit 4 Status: bit 3

/MCLR reset (not during SLEEP) u u
/MCLR reset during SLEEP 1 0
WDT reset (not during SLEEP) 0 1
WDT reset during SLEEP 0 0

8. Instruction Set

Mnemonic
Instruction Code Operands Function Operating Status
010000 00000000 NOP No operation None
010000 00000001 CLRWT Clear Watchdog timer 0 WT TF, PF
010000 00000010 SLEEP Sleep mode 0 WT, stop OSC TF, PF
010000 00000011 TMODE Load W to TMODE register W TMODE None
010000 00000100 RET Return Stack PC None
010000 00000rrr CPIO R Control I/O port register W CPIO r None
010001 1rrrrrrr STWR R Store W to register W R None
011000 trrrrrrr LDR R, t Load register R t Z
111010 iiiiiiii LDWI I Load immediate to W I W None

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 5 2006/4 VER1.1
 MDT2005(JG)
Mnemonic
Instruction Code Operands Function Operating Status
010111 trrrrrrr SWAPR R, t Swap halves register [R(0~3) ↔ None
R(4~7)] t
011001 trrrrrrr INCR R, t Increment register R+1 t Z
011010 trrrrrrr INCRSZ R, t Increment register, skip if zero R+1 t None
011011 trrrrrrr ADDWR R, t Add W and register W+R t C, HC, Z
011100 trrrrrrr SUBWR R, t Subtract W from register R W t C, HC, Z
(R+/W+1 t)
011101 trrrrrrr DECR R, t Decrement register R 1 t Z
011110 trrrrrrr DECRSZ R, t Decrement register, skip if zero R 1 t None
010010 trrrrrrr ANDWR R, t AND W and register R W t Z
110100 iiiiiiii ANDWI i AND W and immediate i W W Z
010011 trrrrrrr IORWR R, t Inclu. OR W and register R W t Z
110101 iiiiiiii IORWI i Inclu. OR W and immediate i W W Z
010100 trrrrrrr XORWR R, t Exclu. OR W and register R ⊕ W t Z
110110 iiiiiiii XORWI i Exclu. OR W and immediate i ⊕ W W Z
011111 trrrrrrr COMR R, t Complement register /R t Z
010110 trrrrrrr RRR R, t Rotate right register R(n) R(n-1), C C
R(7), R(0) C
010101 trrrrrrr RLR R, t Rotate left register R(n) r(n+1),C C
R(0), R(7) C
010000 1xxxxxxx CLRW Clear working register 0 W Z
010001 0rrrrrrr CLRR R Clear register 0 R Z
0000bb brrrrrrr BCR R, b Bit clear 0 R(b) None
0010bb brrrrrrr BSR R, b Bit set 1 R(b) None
0001bb brrrrrrr BTSC R, b Bit Test, skip if clear Skip if R(b)=0 None
0011bb brrrrrrr BTSS R, b Bit Test, skip if set Skip if R(b)=1 None
1000nn nnnnnnnn LCALL n Long CALL subroutine n PC, None
PC+1 Stack
1010nn nnnnnnnn LJUMP n Long JUMP to address n PC None
110000 nnnnnnnn CALL n Call subroutine n PC, None
PC+1 Stack
110001 iiiiiiii RTWI i Return, place immediate to W Stack PC, i W None
11001n nnnnnnnn JUMP n JUMP to address n PC None

Note :
W : Working register b : Bit position
WT : Watchdog timer t : Target
TMODE : TMODE mode register 0 : Working register
CPIO : Control I/O port register 1 : General register

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 6 2006/4 VER1.1
 MDT2005(JG)
TF : Timer overflow flag R : General register address
PF : Power loss flag C : Carry flag
PC : Program Counter HC : Half carry
OSC : Oscillator Z : Zero flag
Inclu. : Inclusive ‘ ’ / : Complement
Exclu. : Exclusive ‘♁’ x : Don’t care
AND : Logic AND ‘ ’ i : Immediate data ( 8 bits )
n : Immediate address

9. Electrical Characteristics

(A) Operating Voltage & Frequency

Vdd 2.3V ~ 6.0 V

Frequency 0 Hz ~ 20 MHz

(B) Input Voltage

@ Vdd 5.0 V, Temperature 25

Port Min. Max.

PA, PB Vss 1.0 V
Vil
RTCC, /MCLR Vss 1.0V
PA, PB 2.0 V Vdd
Vih
RTCC, /MCLR 3.2 V Vdd
Threshold Voltage :
Port A, Port B Vth 1.5V
RTCC, /MCLR Vil 1.2 V, Vih 2.9 V (Schmitt Trigger)

(C) Output Voltage

@ Vdd 5.0 V, Temperature 25 , the typical value as followings :

PA, PB Port
Ioh 20.0 mA Voh 3.7 V
Iol 20.0 mA Vol 0.5 V
Ioh 5.0 mA Voh 4.7 V
Iol 5.0 mA Vol 0.2 V

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 7 2006/4 VER1.1
 MDT2005(JG)
(D) Leakage Current
@ Vdd 5.0 V, Temperature 25 , the typical value as followings :

Iil 0.1µA (Max.)

Iih 0.1µA (Max.)

(E) Sleep Current

@WDT Disable, Temperature 25 , the typical value as followings :
Vdd 2.3 V Idd 0.1 µA
Vdd 3.0 V Idd 0.1 µA
Vdd 4.0 V Idd 0.1.µA
Vdd 5.0 V Idd 0.1 µA
Vdd 6.0V Idd 0.1 µA

@WDT Enable, Temperature 25 , the typical value as followings :

Vdd 2.3 V Idd 1.0 µA
Vdd 3.0 V Idd 3.0 µA
Vdd 4.0 V Idd 8.0 µA
Vdd 5.0 V Idd 15.0 µA
Vdd 6.0 V Idd 25.0 µA

(F) Operating Current

Temperature 25 , the typical value as followings :
(i) OSC Type RC (OSC1&OSC2 Internal Cap about 10P); WDT Enable;
The IC may not oscillate properly if the resistance of rext less than 4.7K.
The minimum resistance of rext must be more than 4.7K.
@ Vdd 5.0 V
Cext. (F) Rext. (Ohm) Frequency (Hz) Current (A)
4.7 K 11 M 1.1 mA
10.0 K 5.2 M 650 µA
0P 47.0 K 1.37 M 250 µA
100.0 K 650 K 175 µA
300.0 K 220 K 135 µA
470.0 K 140 K 130 µA

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 8 2006/4 VER1.1
 MDT2005(JG)

Cext. (F) Rext. (Ohm) Frequency (Hz) Current (A)

4.7 K 9.4 M 1.1 mA
10.0 K 4.45 M 550 µA
3P 47.0 K 1.1 M 230 µA
100.0 K 540 K 165 µA
300.0 K 180 K 135 µA
470.0 K 115 K 125 µA
4.7 K 5.5 M 660 µA
10.0 K 2.5 M 365 µA
20P 47.0 K 615 K 185 µA
100.0 K 300 K 155 µA
300.0 K 100 K 135 µA
470.0 K 63.5 K 125 µA
4.7 K 2.0 M 315 µA
10.0 K 910 K 200 µA
100P 47.0 K 222 K 135 µA
100.0 K 105 K 125 µA
300.0 K 36 K 120 µA
470.0 K 22 K 115 µA
4.7 K 870 K 195 µA
10.0 K 380 K 150 µA
300P 47.0 K 93 K 120 µA
100.0 K 44 K 115 µA
300.0 K 15 K 110 µA
470.0 K 9.4 K 108 µA
(ii) OSC Type LF (OSC1&OSC2 Internal cap. ); WDT Disable ;PED=Enable
Voltage/Frequency 32 K 455 K 1M Sleep
(Ext C=50P) (Ext C=50P)
2.3 V 10 µA 21 µA @2.5V 35 µA 0.1 µA
3.0 V 18 µA 40 µA 50 µA 0.1 µA
4.0 V 35 µA 70 µA 85 µA 0.1 µA
5.0 V 60 µA 110 µA 130 µA 0.1 µA
6.0 V 120 µA 180 µA 250 µA 0.1 µA

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 9 2006/4 VER1.1
 MDT2005(JG)
(iii) OSC Type XT (OSC1&OSC2 Internal cap. about 10P); WDT Enable

Voltage/Frequency 1M 4M 10 M Sleep
2.1 V 35 µA 105 µA 240 µA 1.0 µA
3.0 V 80 µA 185 µA 380 µA 3 µA
4.0 V 155 µA 305 µA 600 µA 8 µA
5.0 V 260 µA 450 µA 880 µA 15 µA
6.0 V 410 µA 700 µA 1.2 mA 25 µA

(iv) OSC Type HF (OSC1&OSC2 Internal cap. about 10P); WDT Enable

Voltage/Frequency 4M 10 M 20 M Sleep
2.1 V 110 µA 240 µA @2.5V 550µA 1.0 µA
3.0 V 210 µA 410 µA 730 µA 3 µA
4.0 V 350 µA 640 µA 1.1 mA 8 µA
5.0 V 530 µA 950 µA 1.6 mA 15 µA
6.0 V 850 µA 1.3 mA 2.3 mA 25 µA

(G) Power Edge-detector Reset Voltage (Not in Sleep Mode), @ Vdd 5.0 V(PED Enable)

Vpr 1.6~1.8 V Vpr Vdd (Power Supply)

PS.IF PED_Enable then Internal Power_on_reset will be off

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 10 2006/4 VER1.1
 MDT2005(JG)
(H) The basic WDT time-out cycle time

@ Vdd=5.0v ,Temperature 25 , the typical value as followings :

Voltage (V) Basic WDT time-out cycle time (ms)

2.3 24.0
3.0 22.0
4.0 20.5
5.0 18.5
6.0 18.0

(I) MCLRB Filter @ Vdd=5.0v

Wm 1.2us Wm : Filter pulse width (low) in /MCLR pin.

10. Port A and Port B Equivalent Circuit

Working Register
D QB
Data I/P
I/O
Control
Latch
I/O Control
CK Q

Port I/O Pin

D

Data O/P
Write Latch
CK Q

Data Bus
QB D
Input Resistor
Data I/P
TTL Input Level
Read Latch
CK

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 11 2006/4 VER1.1
 MDT2005(JG)
11. MCLRB and RTCC Input Equivalent Circuit

R 1K

RTCC

Schmitt Trigger

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 12 2006/4 VER1.1
 MDT2005(JG)
12. Block Diagram

9 or10 bits

9 or 10 bits 14 bits

D0~D7

Data 8-bit

RTCC

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 13 2006/4 VER1.1
 MDT2005(JG)
13. External Capacitor Selection For Crystal Oscillator

@ Vdd 3.0V~5.0 V

Osc. Type Resonator Freq. C1 C2

20 MHz 0 pF ~10 pF 0 pF ~20 pF

HF 10 MHz 0 pF ~50 pF 0 pF ~100 pF

4 MHz 0 pF ~30 pF 0 pF ~100 pF

10 MHz 0 pF ~30 pF 0 pF ~50 pF

XT 4 MHz 0 pF ~50 pF 0 pF ~100 pF

1 MHz 0 pF ~30 pF 0 pF ~50 pF

1 MHz 5 pF ~10 pF 5 pF ~10 pF

LF 455 K 10 pF ~50 pF 10 pF ~50 pF

32 K 10 pF ~30 pF 20 pF ~50 pF

To increase the stability of oscillator and the ability of anti-noise, the above values of the external capacitor range can
be recommended for reference, but the higher capacitance also increases the start-up time.

This specification are subject to be changed without notice. Any latest information please preview http;//www.mdtic.com.tw
P. 14 2006/4 VER1.1