Ve rsi on 2.

5, 09 N o v 2 0 1 9

CC M - PF C
IC E 2 P C S 02
IC E 2 P C S 02 G

St andal one Power Factor

Correct ion (P FC) Controller i n
Continuous Conduct ion Mode
(CCM) wit h I nput B rown-Out
Pr otect ion

Power Management & Supply

N e v e r s t o p t h i n k i n g .
CCM-PFC

Revision History: 2019-11-09 Datasheet

Previous Version: V2.4
Page Subjects(major changes since last version)
5 Typo error, Vcc maximum voltage should be 25V instead of 26V

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or
the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://
www.infineon.com

CoolMOS™, CoolSET™ are trademarks of Infineon Technologies AG.

Edition 2019-11-09
Published by
Infineon Technologies AG
81726 München, Germany
© 2007 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or
characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any
information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties
and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights
of any third party.

Information
For further information on technology, delivery terms and conditions and prices please contact your nearest
Infineon Technologies Office (www.infineon.com).

Warnings
Due to technical requirements components may contain dangerous substances. For information on the types in
question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may be used in life-support devices or systems only with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
 CCM-PFC
ICE2PCS02
ICE2PCS02G
Standalone Power Factor Correction (PFC) ICE2PCS02
Controller in Continuous Conduction Mode PG-DIP-8
(CCM) with Input Brown-Out Protection
Product Highlights
• Leadfree DIP and DSO Package
• Wide Input Range
• Direct sensing, Input Brown-Out Detection
ICE2PCS02G
• Optimized for applications which require fast Startup PG-DSO-8
• Output Power Controllable by External Sense Resistor
• Fast Output Dynamic Response during Load Jumps
• Trimmed, internal fixed Switching Frequency (65kHz)
Features • Fulfills Class D Requirements of IEC 1000-3-2
• Ease of Use with Few External Components Description
• Supports Wide Input Range The ICE2PCS02/G is a 8-pin wide input range controller
• Average Current Control IC for active power factor correction converters. It is de-
• External Current and Voltage Loop Compensation signed for converters in boost topology, and requires few
for Greater User Flexibility external components. Its power supply is recommended
• Trimmed internal fixed Switching Frequency to be provided by an external auxiliary supply which will
(65kHz+5% at 25oC) switch on and off the IC.
• Direct sensing, Input Brown-Out Detection The IC operates in the CCM with average current control,
with Hysteresis and in DCM only under light load condition. The switching
• Short Startup(SoftStart) duration frequency is trimmed and fixed internally at 65kHz. Both
• Max Duty Cycle of 95% (at 25oC) current and voltage loop compensations are done exter-
• Trimmed Internal Reference Voltage (3V+2% at nally to allow full user control.
25oC) There are various protection features incorporated to en-
• VCC Under-Voltage Lockout sure safe system operation conditions. The internal refer-
• Cycle by Cycle Peak Current Limiting ence is trimmed (3V+2%) to ensure precise protection and
• Output Over-Voltage Protection output control level.
• Open Loop Detection
• Soft Overcurrent Protection
• Enhanced Dynamic Response

T y p ical A pp lic a tio n

VOUT
Auxiliary S upply
8 5 ... 2 6 5 V A C E M I-Filter VCC

C C M PF C IC E2PCS02 /G
V IN S
B row n-ou t Protection U nit

G ATE VSENSE
P W M Logic V oltage Loop
D river C om pensation

Fixed R am p
O scillator G enerator
VCOMP
IC O M P
C urrent Loop N onlinear
C om pensation G ain

IS E N S E GND

Type Package
ICE2PCS02 PG-DIP-8
ICE2PCS02 PG-DSO-8
Version 2.5 3 09 Nov 2019
 CCM-PFC
ICE2PCS02/G

1 Pin Configuration and Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

1.1 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.2 Pin Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2 Representative Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.3 Start-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.4 System Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3.4.1 Input Brown-Out Protection (IBOP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3.4.2 Soft Over Current Control (SOC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.4.3 Peak Current Limit (PCL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.4.4 Open Loop Protection (OLP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.4.5 Over-Voltage Protection (OVP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.5 Fixed Switching Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.6 Average Current Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.6.1 Complete Current Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.6.2 Current Loop Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.6.3 Pulse Width Modulation (PWM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.6.4 Nonlinear Gain Block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.7 PWM Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.8 Voltage Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.8.1 Voltage Loop Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.8.2 Enhanced Dynamic Response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.9 Output Gate Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.2 Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.3 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.3.1 Supply Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.3.2 PWM Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.3.3 System Protection Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.3.4 Current Loop Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.3.5 Voltage Loop Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4.3.6 Driver Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
5 Outline Dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Version 2.5 4 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Pin Configuration and Functionality

1 Pin Configuration and Functionality

1.1 Pin Configuration
ICOMP (Current Loop Compensation)
Low pass filter and compensation of the current control
loop. The capacitor which is connected at this pin
Pin Symbol Function
integrates the output current of OTA2 and averages the
1 GND IC Ground current sense signal.

2 ICOMP Current Loop Compensation

ISENSE (Current Sense Input)
3 ISENSE Current Sense Input The ISENSE Pin senses the voltage drop at the
4 VINS Brown-out Sense Input external sense resistor (R1). This is the input signal for
the average current regulation in the current loop. It is
5 VCOMP Voltage Loop Compensation also fed to the peak current limitation block.
6 VSENSE VOUT Sense (Feedback) Input During power up time, high inrush currents cause high
negative voltage drop at R1, driving currents out of pin
7 VCC IC Supply Voltage 3 which could be beyond the absolute maximum
8 GATE Gate Drive Output ratings. Therefore a series resistor (R2) of around
220Ω is recommended in order to limit this current into
the IC.

VINS (Brown-out Sense Input)

This VINS pin senses a filtered input voltage divider
Package PG-DIP-8 / PG-DSO-8 and detects for the input voltage Brown-out condition.
A Brown-out condition of VINS<0.71V, shuts down the
IC. The IC turns on at VINS>1.5V.

GND 1 8 GATE
VSENSE (Voltage Sense/Feedback)
The output bus voltage is sensed at this pin via a
ICOMP 2 7 VCC resistive divider. The reference voltage for this pin is
3V.

ISENSE 3 6 VSENSE VCOMP (Voltage Loop Compensation)

This pin provides the compensation of the output
voltage loop with a compensation network to ground
VINS 4 5 VCOMP (see Figure 2).

VCC (Power Supply)

The VCC pin is the positive supply of the IC and should
be connected to an external auxiliary supply. The
operating range is between 11V and 25V. The turn-on
Figure 1 Pin Configuration (top view)
threshold is at 11.8V and under voltage occurs at 11V.
There is no internal clamp for a limitation of the power
supply.

GATE
1.2 Pin Functionality The GATE pin is the output of the internal driver stage,
which has a capability of 1.5A instantaneous source
GND (Ground) and 2.0A instantaneous sink current.
The ground potential of the IC. Its gate drive voltage is internally clamped at 15.0V
(typically).

Version 2.5 5 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Representative Block diagram

2 Representative Block diagram

Figure 2 Representative Block diagram

Version 2.5 6 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Functional Description
3 Functional Description
3.1 General If VCC drops below 11V, the IC is off. The IC will then
be consuming typically 300µA, whereas consuming
The ICE2PCS02/G is a 8 pin control IC for power factor 10mA during normal operation.
correction converters. It comes in both DIP and DSO The IC can be turned off and forced into standby mode
packages and is suitable for wide range line input by pulling down the voltage at pin 6 (VSENSE) to lower
applications from 85 to 265 VAC. The IC supports than 0.6V. In this standby mode, the current
converters in boost topology and it operates in consumption is reduced to 300µA. Other condition that
continuous conduction mode (CCM) with average can result in the standby mode is when a Brown-out
current control. condition occurs, ie pin 4 (VINS) <0.71V.
It is a design derivative from the ICE2PCS01/G with the
differences in the supporting functions, namely the
input brown-out detection and internal fixed switching 3.3 Start-up
frequency 65kHz. Figure 4 shows the operation of voltage loop’s OTA1
The IC operates with a cascaded control; the inner during startup. The VCOMP pin is pull internally to
current loop and the outer voltage loop. The inner ground via switch S1 during UVLO and other fault
current loop of the IC controls the sinusoidal profile for conditions (see later section on “System Protection”).
the average input current. It uses the dependency of
During power up when VOUT is less than 83% of the
the PWM duty cycle on the line input voltage to
rated level, OTA1 sources an output current, maximum
determine the corresponding input current. This means
30µA into the compensation network at pin 5 (VCOMP)
the average input current follows the input voltage as
causing the voltage at this pin to rise linearly. This
long as the device operates in CCM. Under light load
results in a controlled linear increase of the input
condition, depending on the choke inductance, the
current from 0A thus reducing the stress on the
system may enter into discontinuous conduction mode
external component.
(DCM) resulting in a higher harmonics but still meeting
the Class D requirement of IEC 1000-3-2.
The outer voltage loop controls the output bus voltage.
Depending on the load condition, OTA1 establishes an VSENSE
appropriate voltage at VCOMP pin which controls the R4
amplitude of the average input current. (
R3 + R4
x VOUT )

The IC is equipped with various protection features to

ensure safe operating condition for both the system
and device.
OTA1
3V
VCOMP
3.2 Power Supply S1 protect

R6
An internal under voltage lockout (UVLO) block
monitors the VCC power supply. As soon as it exceeds C4 C5 ICE2PCS02/G
11.8V and both voltages at pin 6 (VSENSE) >0.6V and
pin 4 (VINS) >1.5V, the IC begins operating its gate
drive and performs its Startup as shown in Figure 3. Figure 4 Startup Circuit
.
As VOUT has not reached within 5% from the rated
(VVSENSE > 0.6 V) (VVSENSE < 0.6 V) (VVSENSE > 0.6 V) value, VCOMP voltage is level-shifted by the window
AND (VVINS > 1.5 V) OR (VVINS < 0.8 V) AND (VVINS > 1.5 V) detect block as shown in Figure 5, to ensure there is
VCC fast boost up output voltage.
11.8 V When VOUT approaches its rated value, OTA1’s
sourcing current drops and so does the level shift of the
11.0 V
window detect block is removed. The normal voltage
loop then takes control.
t
IC's Start Normal Open loop/ Normal
OFF OFF
State Up Operation Standby Operation

Figure 3 State of Operation respect to VCC

Version 2.5 7 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Functional Description

VOUT
VOUT,Rated 108%
Window Detect Normal Control 100%
Max Vcomp current

VOUT =rated
VOUT 20%
95%rated

83%rated t
Supply UVLO / IBOP
related
t Current PCL / SOC
related
av(IIN) Level-shifted VCOMP Output
related OLP OVP OLP

VCOMP
Figure 6 Protection Features
t
3.4.1 Input Brown-Out Protection (IBOP)
Brown-out occurs when the input voltage VIN falls below
Figure 5 Startup with controlled maximum current
the minimum input voltage of the design (i.e. 85V for
universal input voltage range) and the VCC has not
entered into the VCCUVLO level yet. For a system without
IBOP, the boost converter will increasingly draw a
higher current from the mains at a given output power
which may exceed the maximum design values of the
input current.
ICE2PCS02/G provides a new IBOP feature whereby it
senses directly the input voltage for Input Brown-Out
condition via an external resistor/capacitor/diode
network as shown in Figure 7. This network provides a
3.4 System Protection filtered value of VIN which turns the IC on when the
voltage at pin 4 (VINS) is more than 1.5V. The IC enters
The IC provides several protection features in order to into the standby mode when VINS goes below 0.71V.
ensure the PFC system in safe operating range: The hysteresis prevents the system to oscillate
• VCC Undervoltage Lockout (UVLO) between normal and standby mode. Note also that VIN
• Input Brown-out Detection (IBOP) needs to at least 20% of the rated VOUT in order to
• Soft Over Current Control (SOC) overcome OLP and powerup the system.
• Peak Current Limit (PCL) D2 ... D5
• Open-Loop Detection (OLP)
• Output Over-Voltage Protection (OVP)
Vin
After the system is supplied with the correct level of 85 ... 265 VAC
C1
VCC and VIN , the system will enter into its normal mode
of operation. Figure 6 shows situation when these
protections features are active, as a function of the
output voltage VOUT.
An activation of the UVLO, IBOP and OLP results in the Brown-Out Detection R8

internal fault signal going high and brings the IC into the C4
0.71V
D7
standby mode. VINS
brown-out S
As the function of UVLO has already described in the R C5
earlier “Power Supply” section, the following sections 1.5V
3.5V
continue to describe the functionality of these C6 R9

protection features.
ICE2PCS02/G

Figure 7 Input Brown-Out Protection (IBOP)

Version 2.5 8 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Functional Description

3.4.2 Soft Over Current Control (SOC)

The IC is designed not to support any output power
that corresponds to a voltage lower than -0.75V at the
ISENSE pin. A further increase in the inductor current, Full-wave Current Limit Deglitcher
Rectifier
which results in a lower ISENSE voltage, will activate 1.5V
C2
300ns Turn Off
the Soft Over Current Control (SOC). This is a soft ISENSE Driver

control as it does not directly switch off the gate drive. R2

It acts on the nonlinear gain block to result in a reduced 1.43x

IINDUCTOR
PWM duty cycle. OP1
R1
POUT(rated) POUT(max)

ICE2PCS02/G
IC’s Normal
State Operation

Figure 9 Peak Current Limit (PCL)

SOC PCL
3.4.4 Open Loop Protection (OLP)
Whenever VSENSE voltage falls below 0.6V, or
VISENSE equivalently VOUT falls below 20% of its rated value, it
0 -0.61V -0.75V -1.04V indicates an open loop condition (i.e. VSENSE pin not
connected) or an insufficient input voltage VIN for
Figure 8 SOC and PCL Protection as function of normal operation. In this case, most of the blocks within
VISENSE the IC will be shutdown. It is implemented using
comparator C3 with a threshold of 0.6V as shown in the
The rated output power with a minimum VIN (VINMIN) is IC block diagram in Figure 2.
0.61
POUT (rated) = V INMIN × -------- ------- 3.4.5 Over-Voltage Protection (OVP)
R1 ⋅ 2
Whenever VOUT exceeds the rated value by 5%, the
Due to the internal parameter tolerance, the maximum over-voltage protection OVP is active as shown in
power with VINMIN is Figure 6. This is implemented by sensing the voltage at
pin VSENSE with respect to a reference voltage of
0.75
POUT (max) = V INMIN × -------------- - 3.15V. A VSENSE voltage higher than 3.15V will
R1 ⋅ 2 immediately reduce the output duty cycle, bypassing
the normal voltage loop control. This results in a lower
input power to reduce the output voltage VOUT. A
3.4.3 Peak Current Limit (PCL) VSENSE voltage higher than 3.25V will immediately
The IC provides a cycle by cycle peak current limitation turn off the gate, thereby preventing damage to bus
(PCL). It is active when the voltage at pin 3 (ISENSE) capacitor.
reaches -1.04V. This voltage is amplified by OP1 by a
factor of -1.43 and connected to comparator C2 with a 3.5 Fixed Switching Frequency
reference voltage of 1.5V as shown in Figure 9. A
deglitcher with 300ns after the comparator improves ICE2PCS02/G has an internally fixed switching
noise immunity to the activation of this protection. frequency as opposed to the ICE2PCS01/G which can
be externally set. This frequency is trimmed to 65kHz
with an accuracy ±5% at 25oC.

Version 2.5 9 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Functional Description

3.6 Average Current Control From the above equation, DOFF is proportional to VIN.
The objective of the current loop is to regulate the
3.6.1 Complete Current Loop average inductor current such that it is proportional to
the off duty cycle DOFF, and thus to the input voltage
The complete system current loop is shown in Figure
VIN. Figure 11 shows the scheme to achieve the
10.
objective.
L1 D1 Vout
From R3
Full-wave ramp profile ave(IIN) at ICOMP
C2
Retifier R7
R4

R2 R1

GATE
ISENSE Current Loop voltage
proportional to
averaged Gate
Inductor current Driver
Current Loop PWM
ICOMP Compensation Comparator GATE
R Q
OTA2 C1 S drive
1.0mS PWM Logic
C3
+/-50uA (linear range) t
S2
Nonlinear Input From
4.2V
Gain Voltage Loop Figure 11 Average Current Control in CCM
Fault
The PWM is performed by the intersection of a ramp
ICE2PCS02/G signal with the averaged inductor current at pin 5
(ICOMP). The PWM cycle starts with the Gate turn off
Figure 10 Complete System Current Loop for a duration of TOFFMIN (400ns typ.) and the ramp is
kept discharged. The ramp is then allowed to rise after
It consists of the current loop block which averages the TOFFMIN expires. The off time of the boost transistor
voltage at pin ISENSE, resulted from the inductor ends at the intersection of the ramp signal and the
current flowing across R1. The averaged waveform is averaged current waveform. This results in the
compared with an internal ramp in the ramp generator proportional relationship between the average current
and PWM block. Once the ramp crosses the average and the off duty cycle DOFF.
waveform, the comparator C1 turns on the driver stage
Figure 12 shows the timing diagrams of TOFFMIN and the
through the PWM logic block. The Nonlinear Gain block
PWM waveforms.
defines the amplitude of the inductor current. The
following sections describe the functionality of each
TOFFMIN
individual blocks.
400ns
3.6.2 Current Loop Compensation PWM cycle
The compensation of the current loop is done at the
ICOMP pin. This is the OTA2 output and a capacitor C3
has to be installed at this node to ground (see Figure VCREF(1)
10). Under normal mode of operation, this pin gives a
voltage which is proportional to the averaged inductor VRAMP ramp
current. This pin is internally shorted to 4.2V in the released
event of standby mode.
PWM
3.6.3 Pulse Width Modulation (PWM)
t
The IC employs an average current control scheme in
(1)
continuous conduction mode (CCM) to achieve the VCREF is a function of VICOMP
power factor correction.
Assuming the voltage loop is working and output Figure 12 Ramp and PWM waveforms
voltage is kept constant, the off duty cycle DOFF for a
CCM PFC system is given as 3.6.4 Nonlinear Gain Block
VIN The nonlinear gain block controls the amplitude of the
DO FF = -------- -- regulated inductor current. The input of this block is the
V OUT

Version 2.5 10 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Functional Description

voltage at pin VCOMP. This block has been designed

to support the wide input voltage range (85-265VAC).

From L1 D1 Vout
R3
3.7 PWM Logic Full-wave
Retifier R7 C2
The PWM logic block prioritizes the control input R4
signals and generates the final logic signal to turn on
the driver stage. The speed of the logic gates in this
block, together with the width of the reset pulse TOFFMIN,
are designed to meet a maximum duty cycle DMAX of Gate Driver
Current Loop
95% at the GATE output. +
In case of high input currents which result in Peak PWM Generation
Current Limitation, the GATE will be turned off VIN GATE
immediately and maintained in off state for the current
PWM cycle. The signal Toffmin resets (highest priority, Nonlinear
OTA1
Av(IIN) Gain
overriding other input signals) both the current limit 3V
VSENSE
latch and the PWM on latch as illustrated in Figure 13. t

Current ICE2PCS02/G VCOMP

Limit Latch
Peak Current Q
S G1 HIGH =
Limit R
L1
turn GATE on R6

PWM on C4 C5
Latch
Current Loop
S
PWM on signal R
L2 Q
Figure 14 Voltage Loop
Toffmin
385ns
3.8.2 Enhanced Dynamic Response
Due to the low frequency bandwidth of the voltage loop,
the dynamic response is slow and in the range of about
Figure 13 PWM Logic several 10ms. This may cause additional stress to the
bus capacitor and the switching transistor of the PFC in
the event of heavy load changes.
3.8 Voltage Loop
The IC provides therefore a “window detector” for the
The voltage loop is the outer loop of the cascaded feedback voltage VVSENSE at pin 6 (VSENSE).
control scheme which controls the PFC output bus Whenever VVSENSE exceeds the reference value (3V)
voltage VOUT. This loop is closed by the feedback by +5%, it will act on the nonlinear gain block which in
sensing voltage at VSENSE which is a resistive divider turn affect the gate drive duty cycle directly. This
tapping from VOUT. The pin VSENSE is the input of change in duty cycle is bypassing the slow changing
OTA1 which has an accurate internal reference of 3V VCOMP voltage, thus results in a fast dynamic
(±2%). Figure 14 shows the important blocks of this response of VOUT.
voltage loop.

3.8.1 Voltage Loop Compensation 3.9 Output Gate Driver

The compensation of the voltage loop is installed at the The output gate driver is a fast totem pole gate drive. It
VCOMP pin (see Figure 14). This is the output of OTA1 has an in-built cross conduction currents protection and
and the compensation must be connected at this pin to a Zener diode Z1 (see Figure 15) to protect the external
ground. The compensation is also responsible for the transistor switch against undesirable over voltages.
soft start function which controls an increasing AC input The maximum voltage at pin 8 (GATE) is typically
current during start-up. clamped at 15V.

Version 2.5 11 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Functional Description

VCC

Gate Driver
PWM Logic
HIGH to
LV
turn on External
Z1 MOS

GATE

* LV: Level Shift

ICE2PCS02/G
Figure 15 Gate Driver
The output is active HIGH and at VCC voltages below the under voltage lockout threshold V CCUVLO, the gate drive
is internally pull low to maintain the off state.

Version 2.5 12 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Electrical Characteristics
4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Note: Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction
of the integrated circuit.

Parameter Symbol Limit Values Unit Remarks

min. max.
VCC Supply Voltage VCC -0.3 25 V
3)
VINS Voltage VVINS -0.3 9.5 V
VINS Current IINS -1 35 uA
ICOMP Voltage VICOMP -0.3 5 V
2)
ISENSE Voltage VISENSE -20 5 V
ISENSE Current IISENSE -1 1 mA Recommended R2=220Ω
VSENSE Voltage VVSENSE -0.3 5 V
VSENSE Current IVSENSE -1 1 mA R3>400kΩ
VCOMP Voltage VVCOMP -0.3 5 V
GATE Voltage VGATE -0.3 17 V Clamped at 15V(typ)
if driven internally.
Junction Temperature Tj -40 150 °C
Storage Temperature TS -55 150 °C
Thermal Resistance RthJA (DSO) - 185 K/W PG-DSO-8
Junction-Ambient for PG-DSO-8
Thermal Resistance RthJA(DIP) - 90 K/W PG-DIP-8
Junction-Ambient for PG-DIP-8
ESD Protection VESD - 2 kV Human Body Model1)
1)
According to EIA/JESD22-A114-B (discharging a 100pF capacitor through a 1.5kΩ series resistor)
2)
Absolute ISENSE current should not be exceeded
3)
Absolute VINS current should not be exceeded

4.2 Operating Range

Note: Within the operating range the IC operates as described in the functional description.

Parameter Symbol Limit Values Unit Remarks

min. max.
VCC Supply Voltage VCC VCCUVLO 25 V
Junction Temperature TJCon -40 125 °C

Version 2.5 13 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Electrical Characteristics

4.3 Characteristics
Note: The electrical characteristics involve the spread of values within the specified supply voltage and junction
temperature range TJ from – 40 °C to 125°C.Typical values represent the median values, which are
related to 25°C. If not otherwise stated, a supply voltage of VCC =18V is assumed for test condition.

4.3.1 Supply Section

Parameter Symbol Limit Values Unit Test Condition

min. typ. max.
VCC Turn-On Threshold VCCon 11.4 11.8 12.7 V

VCC Turn-Off Threshold/ VCCUVLO 10.4 11.0 11.7 V

Under Voltage Lock Out
VCC Turn-On/Off Hysteresis VCChy 0.65 0.8 1.4 V

Start Up Current ICCstart - 450 1100 µA VVCC=VVCCon -0.1V

Before VCCon
Operating Current with active GATE ICCHG - 10 13 mA CL= 4.7nF

Operating Current during Standby ICCStdby - 700 1300 µA VVSENSE= 0.5V

VICOMP= 4V

4.3.2 PWM Section

Parameter Symbol Limit Values Unit Test Condition

min. typ. max.
Fixed Oscillator Frequency fSW 58 65 70 kHz

Max. Duty Cycle DMAX 92 95 98.5 %

Min. Duty Cycle DMIN 0 % VVCOMP= 0V, VVSENSE= 3V

VICOMP= 4.3V
Min. Off Time TOFFMIN 270 400 770 ns VVSENSE= 3V
VISENSE= 0.1V

Version 2.5 14 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Electrical Characteristics
4.3.3 System Protection Section

Parameter Symbol Limit Values Unit Test Condition

min. typ. max.
Open Loop Protection (OLP) VOLP 0.55 0.6 0.65 V
VSENSE Threshold
Peak Current Limitation (PCL) VPCL -1.16 -1.04 -0.95 V
ISENSE Threshold
Soft Over Current Control (SOC) VSOC -0.75 -0.68 -0.61 V
ISENSE Threshold
Output Over-Voltage Protection (OVP) VOVP 3.1 3.25 3.4 V

Input Brown-out Protection (IBOP) VVINSL 0.64 0.71 0.77 V

High to Low Threshold
Input Brown-out Protection (IBOP) VVINSH 1.46 1.50 1.57 V
Low to High Threshold
Input Brown-out Protection (IBOP) IVIN0V -1 -0.2 1 µA VVINS= 0V
VINS Bias Current

4.3.4 Current Loop Section

Parameter Symbol Limit Values Unit Test Condition

min. typ. max.
OTA2 Transconductance Gain GmOTA2 0.8 1.0 1.3 mS At Temp = 25°C

OTA2 Output Linear Range1) IOTA2 - ± 50 - µA

ICOMP Voltage during OLP VICOMPF 3.9 4.2 - V VVSENSE= 0.5V

1)
The parameter is not subject to production test - verified by design/characterization

Version 2.5 15 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Electrical Characteristics

4.3.5 Voltage Loop Section

Parameter Symbol Limit Values Unit Test Condition

min. typ. max.
OTA1 Reference Voltage VOTA1 2.92 3.00 3.08 V measured at VSENSE

OTA1 Transconductance Gain GmOTA1 26 39 51 µS

OTA1 Max. Source Current IOTA1SO 18 30 38 µA VVSENSE= 2V

Under Normal Operation VVCOMP= 3V
OTA1 Max. Sink Current IOTA1SK 21 30 41 µA VVSENSE= 4V
Under Normal Operation VVCOMP= 3V
Enhanced Dynamic Response
VSENSE High Threshold VHi 3.09 3.18 3.26 V
VSENSE Low Threshold VLo 2.76 2.85 2.94 V
VSENSE Input Bias Current at 3V IVSEN5V 0 - 1.5 µA VVSENSE= 3V

VSENSE Input Bias Current at 1V IVSEN1V 0 - 1 µA VVSENSE= 1V

VCOMP Voltage during OLP VVCOMPF 0 0.2 0.4 V VVSENSE= 0.5V

IVCOMP= 0.5mA

Version 2.5 16 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Electrical Characteristics
4.3.6 Driver Section

Parameter Symbol Limit Values Unit Test Condition

min. typ. max.
GATE Low Voltage VGATEL - - 1.2 V VCC =10V
IGATE = 5 mA
- 1.5 V VCC =10V
IGATE =20 mA
- 0.4 - V IGATE = 0 A
- - 1.0 V IGATE = 20 mA
-0.2 0 - V IGATE = -20 mA
GATE High Voltage VGATEH - 14.8 - V VCC = 25V
CL = 4.7nF
- 14.8 - V VCC = 19V
CL = 4.7nF
7.8 9.2 - V VCC = VVCCoff + 0.2V
CL = 4.7nF
GATE Rise Time tr - 60 - ns VGate = 2V ...12V
CL = 4.7nF
GATE Fall Time tf - 50 - ns VGate = 12V ...2V
CL = 4.7nF
GATE Current, Peak, IGATE -1.5 - - A CL = 4.7nF1)
Rising Edge
GATE Current, Peak, IGATE - - 2.0 A CL = 4.7nF1)
Falling Edge
1)
Design characteristics (not meant for production testing)

Version 2.5 17 09 Nov 2019

 CCM-PFC
ICE2PCS02/G
Outline Dimension

5 Outline Dimension
PG-DIP-8 Outline Dimension

Version 2.4 18 22 Mar 2010

 CCM-PFC
ICE2PCS02/G
Outline Dimension
PG-DSO-8 Outline Dimension

Version 2.5 19 09 Nov 2019

Total Quality Management

Qualität hat für uns eine umfassende Quality takes on an allencompassing

Bedeutung. Wir wollen allen Ihren significance at Semiconductor Group.
Ansprüchen in der bestmöglichen For us it means living up to each and
Weise gerecht werden. Es geht uns also every one of your demands in the best
nicht nur um die Produktqualität – possible way. So we are not only
unsere Anstrengungen gelten concerned with product quality. We
gleichermaßen der Lieferqualität und direct our efforts equally at quality of
Logistik, dem Service und Support supply and logistics, service and
sowie allen sonstigen Beratungs- und support, as well as all the other ways in
Betreuungsleistungen. which we advise and attend to you.
Dazu gehört eine bestimmte Part of this is the very special attitude of
Geisteshaltung unserer Mitarbeiter. our staff. Total Quality in thought and
Total Quality im Denken und Handeln deed, towards co-workers, suppliers
gegenüber Kollegen, Lieferanten und and you, our customer. Our guideline is
Ihnen, unserem Kunden. Unsere “do everything with zero defects”, in an
Leitlinie ist jede Aufgabe mit „Null open manner that is demonstrated
Fehlern“ zu lösen – in offener beyond your immediate workplace, and
Sichtweise auch über den eigenen to constantly improve.
Arbeitsplatz hinaus – und uns ständig Throughout the corporation we also
zu verbessern. think in terms of Time Optimized
Unternehmensweit orientieren wir uns Processes (top), greater speed on our
dabei auch an „top“ (Time Optimized part to give you that decisive
Processes), um Ihnen durch größere competitive edge.
Schnelligkeit den entscheidenden Give us the chance to prove the best of
Wettbewerbsvorsprung zu verschaffen. performance through the best of quality
Geben Sie uns die Chance, hohe – you will be convinced.
Leistung durch umfassende Qualität zu
beweisen.
Wir werden Sie überzeugen.

http://www.infineon.com

Published by Infineon Technologies AG