SN54HC541, SN74HC541

OCTAL BUFFERS AND LINE DRIVERS

WITH 3-STATE OUTPUTS
SCLS305B – JANUARY 1996 – REVISED DECEMBER 2002

D Wide Operating Voltage Range of 2 V to 6 V SN54HC541 . . . J OR W PACKAGE

D High-Current 3-State Outputs Drive Bus

SN74HC541 . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
Lines Directly or Up To 15 LSTTL Loads
D Low Power Consumption, 80-µA Max ICC OE1 1 20 VCC
D Typical tpd = 10 ns A1 2 19 OE2
D ±6-mA Output Drive at 5 V A2 3 18 Y1

D Low Input Current of 1 µA Max

A3
A4
4
5
17
16
Y2
Y3
D Data Flow-Through Pinout (All Inputs on A5 6 15 Y4
Opposite Side From Outputs) A6 7 14 Y5
A7 8 13 Y6
description/ordering information A8 9 12 Y7
These octal buffers and line drivers feature the GND 10 11 Y8
performance of the ’HC240 devices and a pinout
with inputs and outputs on opposite sides of the SN54HC541 . . . FK PACKAGE
(TOP VIEW)
package. This arrangement greatly facilitates

OE1

OE2
VCC
printed circuit board layout.

A2
A1
The 3-state outputs are controlled by a two-input
NOR gate. If either output-enable (OE1 or OE2) 3 2 1 20 19
A3 4 18 Y1
input is high, all eight outputs are in the Y2
A4 5 17
high-impedance state. The ’HC541 devices
A5 6 16 Y3
provide true data at the outputs.
A6 7 15 Y4
A7 8 14 Y5
9 10 11 12 13

A8

Y8
Y7
Y6
GND
ORDERING INFORMATION
ORDERABLE TOP-SIDE
TA PACKAGE†
PART NUMBER MARKING
PDIP – N Tube SN74HC541N SN74HC541N
Tube SN74HC541DW
SOIC – DW HC541
Tape and reel SN74HC541DWR
–40°C to 85°C SOP – NS Tape and reel SN74HC541NSR HC541
SSOP – DB Tape and reel SN74HC541DBR HC541
Tube SN74HC541PW
TSSOP – PW HC541
Tape and reel SN74HC541PWR
CDIP – J Tube SNJ54HC541J SNJ54HC541J
–55°C to 125°C CFP – W Tube SNJ54HC541W SNJ54HC541W
LCCC – FK Tube SNJ54HC541FK SNJ54HC541FK
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Copyright  2002, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments On products compliant to MIL-PRF-38535, all parameters are tested
standard warranty. Production processing does not necessarily include unless otherwise noted. On all other products, production
testing of all parameters. processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

SN54HC541, SN74HC541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS305B – JANUARY 1996 – REVISED DECEMBER 2002

FUNCTION TABLE
(each buffer/driver)
INPUTS OUTPUT
OE1 OE2 A Y
L L L L
L L H H
H X X Z
X H X Z

logic diagram (positive logic)

1
OE1
19
OE2

2 18
A1 Y1

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±35 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±70 mA
Package thermal impedance, θJA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN54HC541, SN74HC541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS305B – JANUARY 1996 – REVISED DECEMBER 2002

recommended operating conditions (see Note 3)

SN54HC541 SN74HC541
UNIT
MIN NOM MAX MIN NOM MAX
VCC Supply voltage 2 5 6 2 5 6 V
VCC = 2 V 1.5 1.5
VIH High-level input voltage VCC = 4.5 V 3.15 3.15 V
VCC = 6 V 4.2 4.2
VCC = 2 V 0.5 0.5
VIL Low-level input voltage VCC = 4.5 V 1.35 1.35 V
VCC = 6 V 1.8 1.8
VI Input voltage 0 VCC 0 VCC V
VO Output voltage 0 VCC 0 VCC V
VCC = 2 V 1000 1000
∆t/∆v Input transition rise/fall time VCC = 4.5 V 500 500 ns
VCC = 6 V 400 400
TA Operating free-air temperature –55 125 –40 85 °C
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)
TA = 25°C SN54HC541 SN74HC541
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN MAX MIN MAX
2V 1.9 1.998 1.9 1.9
IOH = –20 µA 4.5 V 4.4 4.499 4.4 4.4
VOH VI = VIH or VIL 6V 5.9 5.999 5.9 5.9 V
IOH = –6 mA 4.5 V 3.98 4.3 3.7 3.84
IOH = –7.8 mA 6V 5.48 5.8 5.2 5.34
2V 0.002 0.1 0.1 0.1
IOL = 20 µA 4.5 V 0.001 0.1 0.1 0.1
VOL VI = VIH or VIL 6V 0.001 0.1 0.1 0.1 V
IOL = 6 mA 4.5 V 0.17 0.26 0.4 0.33
IOL = 7.8 mA 6V 0.15 0.26 0.4 0.33
II VI = VCC or 0 6V ±0.1 ±100 ±1000 ±1000 nA
IOZ VO = VCC or 0 6V ±0.01 ±0.5 ±10 ±5 µA
ICC VI = VCC or 0, IO = 0 6V 8 160 80 µA
Ci 2 V to 6 V 3 10 10 10 pF

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3

SN54HC541, SN74HC541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS305B – JANUARY 1996 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range, CL = 50 pF

(unless otherwise noted) (see Figure 1)
FROM TO TA = 25°C SN54HC541 SN74HC541
PARAMETER VCC UNIT
(INPUT) (OUTPUT) MIN TYP MAX MIN MAX MIN MAX
2V 40 115 171 144
tpd A Y 4.5 V 12 23 34 29 ns
6V 10 20 29 25
2V 80 150 224 188
ten OE Y 4.5 V 17 30 45 38 ns
6V 15 26 38 32
2V 40 150 224 188
tdis OE Y 4.5 V 18 30 45 38 ns
6V 17 26 38 32
2V 28 60 90 75
tt Y 4.5 V 8 12 18 15 ns
6V 6 10 15 13

switching characteristics over recommended operating free-air temperature range, CL = 150 pF

(unless otherwise noted) (see Figure 1)
FROM TO TA = 25°C SN54HC541 SN74HC541
PARAMETER VCC UNIT
(INPUT) (OUTPUT) MIN TYP MAX MIN MAX MIN MAX
2V 65 165 246 206
tpd A Y 4.5 V 16 33 49 41 ns
6V 14 28 42 35
2V 100 200 298 250
ten OE Y 4.5 V 20 40 60 50 ns
6V 17 34 51 43
2V 45 210 315 265
tt Y 4.5 V 17 42 63 53 ns
6V 13 36 53 45

operating characteristics, TA = 25°C

PARAMETER TEST CONDITIONS TYP UNIT
Cpd Power dissipation capacitance per buffer/driver No load 35 pF

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 SN54HC541, SN74HC541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS
SCLS305B – JANUARY 1996 – REVISED DECEMBER 2002

PARAMETER MEASUREMENT INFORMATION

VCC
PARAMETER RL CL S1 S2

S1 tPZH 50 pF Open Closed

Test or
ten 1 kΩ
Point RL tPZL Closed Open
From Output 150 pF
Under Test tPHZ Open Closed
CL tdis 1 kΩ 50 pF
S2 tPLZ Closed Open
(see Note A)
50 pF
tpd or tt –– or Open Open
150 pF
LOAD CIRCUIT

VCC
Input 50% 50%
0V
tPLH tPHL

In-Phase VOH
90% 90%
Output 50% 50%
10% 10% V
OL
tr tf Output
Control VCC
tPHL tPLH
VOH (Low-Level 50% 50%
Out-of-Phase 90% 90% Enabling) 0V
50% 50%
Output 10% 10% tPZL tPLZ
VOL
tf tr Output ≈VCC ≈VCC
Waveform 1 50%
VOLTAGE WAVEFORMS
(See Note B) 10% VOL
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
tPZH tPHZ
VCC Output VOH
Input 90% 90% 90%
50% 50% Waveform 2 50%
10% 10% 0 V
(See Note B) ≈0 V
tr tf

VOLTAGE WAVEFORM VOLTAGE WAVEFORMS

INPUT RISE AND FALL TIMES ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. CL includes probe and test-fixture capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5

 MECHANICAL DATA

MCER002C – JANUARY 1995 – REVISED JUNE 1999

J (R-GDIP-T**) CERAMIC DUAL-IN-LINE

14 LEADS SHOWN

PINS **
14 16 20
DIM

0.310 0.310 0.310

A MAX
(7,87) (7,87) (7,87)
B
0.290 0.290 0.290
14 8 A MIN
(7,37) (7,37) (7,37)

0.785 0.785 0.975

B MAX
(19,94) (19,94) (24,77)
C
0.755 0.755 0.930
B MIN
(19,18) (19,18) (23,62)

0.300 0.300 0.300

C MAX
1 7 (7,62) (7,62) (7,62)
0.065 (1,65)
0.245 0.245 0.245
0.045 (1,14) C MIN
(6,22) (6,22) (6,22)

0.100 (2,54)
0.020 (0,51) MIN A
0.070 (1,78)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.023 (0,58)
0.015 (0,38) 0°–15°

0.100 (2,54) 0.014 (0,36)

0.008 (0,20)

4040083/E 03/99

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

 MECHANICAL DATA

MLCC006B – OCTOBER 1996

FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN

NO. OF A B
18 17 16 15 14 13 12
TERMINALS
** MIN MAX MIN MAX

0.342 0.358 0.307 0.358

19 11 20
(8,69) (9,09) (7,80) (9,09)
20 10 0.442 0.458 0.406 0.458
28
(11,23) (11,63) (10,31) (11,63)
21 9
B SQ 0.640 0.660 0.495 0.560
22 8 44
(16,26) (16,76) (12,58) (14,22)
A SQ
23 7 0.739 0.761 0.495 0.560
52
(18,78) (19,32) (12,58) (14,22)
24 6
0.938 0.962 0.850 0.858
68
(23,83) (24,43) (21,6) (21,8)
25 5
1.141 1.165 1.047 1.063
84
(28,99) (29,59) (26,6) (27,0)
26 27 28 1 2 3 4

0.020 (0,51) 0.080 (2,03)

0.010 (0,25) 0.064 (1,63)

0.020 (0,51)
0.010 (0,25)

0.055 (1,40)
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)

0.028 (0,71) 0.045 (1,14)

0.022 (0,54) 0.035 (0,89)
0.050 (1,27)

4040140 / D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN

PINS **
14 16 18 20
DIM

0.775 0.775 0.920 1.060

A A MAX
(19,69) (19,69) (23,37) (26,92)

16 9 0.745 0.745 0.850 0.940

A MIN
(18,92) (18,92) (21,59) (23,88)

0.260 (6,60) MS-100

AA BB AC AD
0.240 (6,10) C VARIATION

1 8
0.070 (1,78) MAX

0.325 (8,26)
0.035 (0,89) MAX 0.020 (0,51) MIN
0.300 (7,62)

0.015 (0,38)

0.200 (5,08) MAX Gauge Plane

Seating Plane

0.125 (3,18) MIN 0.010 (0,25) NOM

0.100 (2,54) 0.430 (10,92) MAX

0.021 (0,53)
0.015 (0,38)
0.010 (0,25) M

14/18 PIN ONLY

20 pin vendor option D
4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body lrngth (Dim A).
D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

 MECHANICAL DATA

MSOI003E – JANUARY 1995 – REVISED SEPTEMBER 2001

DW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN

0.020 (0,51)
0.050 (1,27) 0.010 (0,25)
0.014 (0,35)
16 9

0.419 (10,65)
0.400 (10,15)
0.299 (7,59) 0.010 (0,25) NOM
0.291 (7,39)

Gage Plane

0.010 (0,25)
1 8
0°– 8° 0.050 (1,27)
A 0.016 (0,40)

Seating Plane

0.012 (0,30)
0.104 (2,65) MAX 0.004 (0,10)
0.004 (0,10)

PINS **
16 18 20 24 28
DIM

0.410 0.462 0.510 0.610 0.710

A MAX
(10,41) (11,73) (12,95) (15,49) (18,03)

0.400 0.453 0.500 0.600 0.700

A MIN
(10,16) (11,51) (12,70) (15,24) (17,78)

4040000/E 08/01

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-013

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

 MECHANICAL DATA

MSOP002 – OCTOBER 1994

NS (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN

0,51
1,27 0,25 M
0,35
14 8

0,15 NOM
5,60 8,20
5,00 7,40

Gage Plane

1 7 0,25

A 0°– 10° 1,05

0,55

Seating Plane

2,00 MAX 0,05 MIN 0,10

PINS **
14 16 20 24
DIM

A MAX 10,50 10,50 12,90 15,30

A MIN 9,90 9,90 12,30 14,70

4040062 / B 02/95

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

 MECHANICAL DATA

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE

28 PINS SHOWN

0,38
0,65 0,15 M
0,22
28 15

0,25
0,09
5,60 8,20
5,00 7,40

Gage Plane

1 14 0,25

A 0°–ā8° 0,95
0,55

Seating Plane

2,00 MAX 0,05 MIN 0,10

PINS **
14 16 20 24 28 30 38
DIM

A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90

A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

 MECHANICAL DATA

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN

0,30
0,65 0,10 M
0,19
14 8

0,15 NOM
4,50 6,60
4,30 6,20

Gage Plane

0,25
1 7
0°– 8°
A 0,75
0,50

Seating Plane

1,20 MAX 0,15 0,10

0,05

PINS **
8 14 16 20 24 28
DIM

A MAX 3,10 5,10 5,10 6,60 7,90 9,80

A MIN 2,90 4,90 4,90 6,40 7,70 9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

 IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third–party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright  2002, Texas Instruments Incorporated